{"id":"https://openalex.org/W4230512174","doi":"https://doi.org/10.1109/iccad.2010.5654344","title":"Variation-aware layout-driven scheduling for performance yield optimization","display_name":"Variation-aware layout-driven scheduling for performance yield optimization","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W4230512174","doi":"https://doi.org/10.1109/iccad.2010.5654344"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2010.5654344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2010.5654344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107308729","display_name":"Gregory Lucas","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gregory Lucas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5107308729"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.46401883,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.70877193,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6501627564430237},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6429228186607361},{"id":"https://openalex.org/keywords/maximization","display_name":"Maximization","score":0.6132652759552002},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5589637756347656},{"id":"https://openalex.org/keywords/unimodular-matrix","display_name":"Unimodular matrix","score":0.5428829193115234},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5268365740776062},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.46974924206733704},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.4525068700313568},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.4292849898338318},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3967815041542053},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33687666058540344},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3355889916419983},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20891419053077698},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18019849061965942},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14365032315254211},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09580063819885254},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08444958925247192}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6501627564430237},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6429228186607361},{"id":"https://openalex.org/C2776330181","wikidata":"https://www.wikidata.org/wiki/Q18358244","display_name":"Maximization","level":2,"score":0.6132652759552002},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5589637756347656},{"id":"https://openalex.org/C201958917","wikidata":"https://www.wikidata.org/wiki/Q1367055","display_name":"Unimodular matrix","level":2,"score":0.5428829193115234},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5268365740776062},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.46974924206733704},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.4525068700313568},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.4292849898338318},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3967815041542053},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33687666058540344},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3355889916419983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20891419053077698},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18019849061965942},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14365032315254211},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09580063819885254},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08444958925247192},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2010.5654344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2010.5654344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.5199999809265137}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1693570377","https://openalex.org/W2053352956","https://openalex.org/W2061416946","https://openalex.org/W2073216515","https://openalex.org/W2091091717","https://openalex.org/W2116976990","https://openalex.org/W2142910310","https://openalex.org/W2147088458","https://openalex.org/W2153801278","https://openalex.org/W2161458892","https://openalex.org/W2178225970","https://openalex.org/W3149637621","https://openalex.org/W4246641361","https://openalex.org/W4247816723","https://openalex.org/W6680900816","https://openalex.org/W6681482952"],"related_works":["https://openalex.org/W2011745869","https://openalex.org/W2088028898","https://openalex.org/W1974942973","https://openalex.org/W211627054","https://openalex.org/W1608437562","https://openalex.org/W2753007631","https://openalex.org/W2152531251","https://openalex.org/W2123535323","https://openalex.org/W2161783363","https://openalex.org/W3142867222"],"abstract_inverted_index":{"With":[0],"the":[1,7,27,46,49,53,59,62,84,88,98,105,113,130],"move":[2,34,63],"to":[3,12,26,33,36,64,70,168],"deep":[4,65],"submicron":[5,66],"processes,":[6],"design-productivity":[8,28],"gap":[9,29],"has":[10,20,68],"continued":[11],"widen":[13],"for":[14,119,139,151],"RTL-based":[15],"design":[16,91],"methodologies.":[17],"High-level":[18],"synthesis":[19,81,173],"been":[21],"touted":[22],"as":[23,121],"a":[24,37,134,145,169],"solution":[25],"by":[30],"allowing":[31],"designers":[32],"up":[35],"higher":[38],"level":[39,55],"of":[40,48,52,73,87,100,108,115],"abstraction":[41],"where":[42],"they":[43],"focus":[44],"on":[45],"functionality":[47],"circuit":[50,89],"instead":[51],"low":[54],"details.":[56],"However,":[57],"at":[58],"same":[60],"time,":[61],"processes":[67],"led":[69],"increased":[71],"levels":[72],"process":[74],"variation,":[75],"which":[76],"must":[77],"be":[78],"considered":[79],"during":[80,104],"so":[82],"that":[83,158],"performance":[85,101,116,140,152,165],"yield":[86,102,117,141,153,166],"meets":[90],"specifications.":[92],"In":[93],"this":[94],"paper,":[95],"we":[96,159],"tackle":[97],"problem":[99,114,126],"optimization":[103,118],"scheduling":[106,120],"task":[107],"high-level":[109,172],"synthesis.":[110],"We":[111],"formulate":[112],"an":[122],"integer":[123],"linear":[124],"programming":[125],"(ILP)":[127],"and":[128,143,147],"offer":[129],"following":[131],"contributions:":[132],"1)":[133],"totally":[135],"unimodular":[136],"ILP":[137],"formulation":[138],"maximization":[142],"2)":[144],"variation-aware":[146,171],"layout-driven":[148],"iterative":[149],"algorithm":[150],"improvement.":[154],"Experimental":[155],"results":[156],"show":[157],"can":[160],"obtain":[161],"significant":[162],"gain":[163],"in":[164],"compared":[167],"state-of-the-art":[170],"tool":[174],"Fast":[175],"Yield.":[176]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}