{"id":"https://openalex.org/W4249900664","doi":"https://doi.org/10.1109/iccad.2010.5654239","title":"Practical placement and routing techniques for analog circuit designs","display_name":"Practical placement and routing techniques for analog circuit designs","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W4249900664","doi":"https://doi.org/10.1109/iccad.2010.5654239"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2010.5654239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2010.5654239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020702163","display_name":"Linfu Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Linfu Xiao","raw_affiliation_strings":["Department of CSE, Chinese University of Hong Kong, New Territories, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of CSE, Chinese University of Hong Kong, New Territories, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F. Y. Young","raw_affiliation_strings":["Department of CSE, Chinese University of Hong Kong, New Territories, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of CSE, Chinese University of Hong Kong, New Territories, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041295395","display_name":"Xiaoyong He","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyong He","raw_affiliation_strings":["Department of EE, Chinese University of Hong Kong, New Territories, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of EE, Chinese University of Hong Kong, New Territories, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079113041","display_name":"Kong\u2010Pang Pun","orcid":"https://orcid.org/0000-0001-7736-0811"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"K. P. Pun","raw_affiliation_strings":["Department of EE, Chinese University of Hong Kong, New Territories, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of EE, Chinese University of Hong Kong, New Territories, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020702163"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":2.9356,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.91724778,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"675","last_page":"679"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.8378505706787109},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.8167637586593628},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7270734906196594},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5724977850914001},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5381743311882019},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.523322343826294},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5193741917610168},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5166431069374084},{"id":"https://openalex.org/keywords/centroid","display_name":"Centroid","score":0.5115612149238586},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.4702768921852112},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4602784812450409},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4373653531074524},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.42456716299057007},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4141318202018738},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39717966318130493},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3780728876590729},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.2979010343551636},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2898889183998108},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19605466723442078},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18951523303985596},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16547006368637085},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14280962944030762},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12877902388572693},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11248111724853516},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.08615800738334656}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.8378505706787109},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.8167637586593628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7270734906196594},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5724977850914001},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5381743311882019},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.523322343826294},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5193741917610168},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5166431069374084},{"id":"https://openalex.org/C146599234","wikidata":"https://www.wikidata.org/wiki/Q511093","display_name":"Centroid","level":2,"score":0.5115612149238586},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.4702768921852112},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4602784812450409},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4373653531074524},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.42456716299057007},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4141318202018738},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39717966318130493},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3780728876590729},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.2979010343551636},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2898889183998108},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19605466723442078},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18951523303985596},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16547006368637085},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14280962944030762},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12877902388572693},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11248111724853516},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.08615800738334656},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2010.5654239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2010.5654239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1563351955","https://openalex.org/W2003837070","https://openalex.org/W2039881205","https://openalex.org/W2100776169","https://openalex.org/W2106241469","https://openalex.org/W2109628924","https://openalex.org/W2117754533","https://openalex.org/W2141964723","https://openalex.org/W2145458600","https://openalex.org/W2146519106","https://openalex.org/W2170981420","https://openalex.org/W3150574859","https://openalex.org/W4230451840","https://openalex.org/W4230800282","https://openalex.org/W4236626993","https://openalex.org/W4239425132","https://openalex.org/W4247078132","https://openalex.org/W4255680092","https://openalex.org/W6633771127","https://openalex.org/W6677366507"],"related_works":["https://openalex.org/W2044122268","https://openalex.org/W1605062719","https://openalex.org/W2595178692","https://openalex.org/W2357425846","https://openalex.org/W2376028644","https://openalex.org/W1873584906","https://openalex.org/W2102933388","https://openalex.org/W2155675690","https://openalex.org/W2102676394","https://openalex.org/W2185927297"],"abstract_inverted_index":{"In":[0,35],"this":[1],"paper,":[2],"we":[3,41,83],"will":[4,31,42,116],"present":[5],"an":[6],"effective":[7],"layout":[8,64,88],"method":[9],"for":[10,54],"analog":[11,55,87],"circuits.":[12],"We":[13],"consider":[14],"symmetry":[15],"constraint,":[16,19],"common":[17],"centroid":[18],"device":[20,23],"merging":[21],"and":[22,101],"clustering":[24],"during":[25,47],"the":[26,48,95,102],"placement":[27,49],"step.":[28],"Symmetric":[29],"routing":[30],"then":[32],"be":[33,63],"performed.":[34],"order":[36],"to":[37,62,124],"have":[38],"successful":[39],"routing,":[40],"perform":[43],"analog-based":[44],"routability-driven":[45],"adjustment":[46],"process,":[50],"taking":[51],"into":[52],"account":[53],"circuits":[56],"that":[57,82,93],"wires":[58],"are":[59,105],"not":[60],"preferred":[61],"on":[65],"top":[66],"of":[67,91,109,122],"active":[68],"devices.":[69],"All":[70],"these":[71],"concepts":[72],"were":[73],"put":[74],"together":[75],"in":[76],"our":[77],"tool.":[78],"Experimental":[79],"results":[80,104],"show":[81],"can":[84],"generate":[85],"quality":[86],"within":[89],"minutes":[90],"time":[92],"passes":[94],"design":[96,115],"rule":[97],"check,":[98],"layout-schematic":[99],"verification":[100],"simulation":[103],"comparable":[106],"with":[107],"those":[108],"manual":[110,114],"design,":[111],"while":[112],"a":[113,118,120],"take":[117],"designer":[119],"couple":[121],"days":[123],"generate.":[125]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}