{"id":"https://openalex.org/W4235228207","doi":"https://doi.org/10.1109/iccad.2010.5654149","title":"On power and fault-tolerance optimization in FPGA physical synthesis","display_name":"On power and fault-tolerance optimization in FPGA physical synthesis","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W4235228207","doi":"https://doi.org/10.1109/iccad.2010.5654149"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2010.5654149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2010.5654149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077497930","display_name":"Manu Jose","orcid":"https://orcid.org/0000-0002-8845-6349"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Manu Jose","raw_affiliation_strings":["Computer Science Department, University of California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432169","display_name":"Yu Hu","orcid":"https://orcid.org/0000-0001-5616-9233"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yu Hu","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Alberta, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Alberta, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081010207","display_name":"Rupak Majumdar","orcid":"https://orcid.org/0000-0003-2136-0542"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I4210121786","display_name":"Max Planck Institute for Software Systems","ror":"https://ror.org/02pe2kf23","country_code":"DE","type":"facility","lineage":["https://openalex.org/I149899117","https://openalex.org/I4210121786"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Rupak Majumdar","raw_affiliation_strings":["Computer Science Department, University of California, Los Angeles, USA","Max Planck Institute for Software Systems, Kaiserslautern, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Max Planck Institute for Software Systems, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I4210121786"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.41947566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"224","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.691081166267395},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.657362699508667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6527444124221802},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6507590413093567},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5971691012382507},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5716732144355774},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5422793626785278},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5144796371459961},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5039288401603699},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49395447969436646},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4685301184654236},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44930320978164673},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4475487172603607},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4143505096435547},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3762548863887787},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32589632272720337},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.26802366971969604},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21176886558532715},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20570945739746094}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.691081166267395},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.657362699508667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6527444124221802},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6507590413093567},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5971691012382507},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5716732144355774},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5422793626785278},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5144796371459961},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5039288401603699},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49395447969436646},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4685301184654236},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44930320978164673},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4475487172603607},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4143505096435547},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3762548863887787},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32589632272720337},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.26802366971969604},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21176886558532715},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20570945739746094},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2010.5654149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2010.5654149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W160422864","https://openalex.org/W1523051745","https://openalex.org/W1967542252","https://openalex.org/W1979667739","https://openalex.org/W2015213746","https://openalex.org/W2094806828","https://openalex.org/W2111756578","https://openalex.org/W2118033476","https://openalex.org/W2125640276","https://openalex.org/W2126240789","https://openalex.org/W2131044255","https://openalex.org/W2135225513","https://openalex.org/W2139637699","https://openalex.org/W2150281391","https://openalex.org/W2150689124","https://openalex.org/W2157406114","https://openalex.org/W2166579337","https://openalex.org/W3145704529","https://openalex.org/W4236875804","https://openalex.org/W4241249008","https://openalex.org/W6654209339","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W2543290882","https://openalex.org/W2735446578","https://openalex.org/W2246407281","https://openalex.org/W3010631755","https://openalex.org/W1754583446","https://openalex.org/W4321195214","https://openalex.org/W2115118594","https://openalex.org/W4313484792","https://openalex.org/W3010080818","https://openalex.org/W2035369415"],"abstract_inverted_index":{"Power":[0],"and":[1,21,39,54,65,67,89,155,181],"fault":[2,127],"tolerance":[3],"are":[4,44,77],"deemed":[5],"to":[6,18,24,124,174],"be":[7,122],"two":[8,37,75],"orthogonal":[9],"optimization":[10,56],"objectives":[11],"in":[12,58],"FPGA":[13,59],"synthesis,":[14],"with":[15,86,102,152],"independent":[16],"attempts":[17],"develop":[19,175],"algorithms":[20],"CAD":[22,176],"tools":[23],"optimize":[25],"each":[26],"objective.":[27],"In":[28],"this":[29,139,168],"paper,":[30],"we":[31,50,99,141],"study":[32,169],"the":[33,52,70,82,126,148],"relationship":[34],"between":[35,47],"these":[36,74],"optimizations":[38],"show":[40,68,100,143,170],"empirically":[41],"that":[42,69,101,144],"there":[43],"strong":[45],"ties":[46],"them.":[48],"Specifically,":[49],"analyze":[51],"power":[53,88,180],"reliability":[55,90],"problems":[57,76],"physical":[60,118,161],"synthesis":[61,119,162],"(i.e.,":[62],"packing,":[63],"placement,":[64],"routing),":[66],"intrinsic":[71],"structures":[72],"of":[73,96,111,129,138],"very":[78],"similar.":[79],"Supported":[80],"by":[81,150,158],"post":[83],"routing":[84],"results":[85,166],"detailed":[87],"analysis":[91],"for":[92,163,179],"a":[93,130,136,171],"wide":[94],"selection":[95],"benchmark":[97],"circuits,":[98],"minimal":[103],"changes":[104],"-":[105,114],"fewer":[106],"than":[107],"one":[108,145],"hundred":[109],"lines":[110],"C":[112],"code":[113],"an":[115],"existing":[116],"power-aware":[117],"tool":[120],"can":[121,146],"used":[123],"minimize":[125],"rate":[128],"circuit":[131],"under":[132],"SEU":[133],"faults.":[134],"As":[135],"by-product":[137],"study,":[140],"also":[142],"improve":[147],"mean-time-to-failure":[149],"100%":[151],"negligible":[153],"area":[154],"delay":[156],"overhead":[157],"performing":[159],"fault-tolerant":[160],"FPGAs.":[164],"The":[165],"from":[167],"great":[172],"potential":[173],"systems":[177],"co-optimized":[178],"fault-tolerance.":[182]},"counts_by_year":[{"year":2016,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}