{"id":"https://openalex.org/W4243318443","doi":"https://doi.org/10.1109/iccad.2010.5653880","title":"Formal deadlock checking on high-level SystemC designs","display_name":"Formal deadlock checking on high-level SystemC designs","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W4243318443","doi":"https://doi.org/10.1109/iccad.2010.5653880"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2010.5653880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2010.5653880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103784807","display_name":"Chun\u2010Nan Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chun-Nan Chou","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110573485","display_name":"Chang-Hong Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chang-Hong Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073475699","display_name":"Yueh-Tung Chao","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yueh-Tung Chao","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069922390","display_name":"Chung-Yang Huang","orcid":"https://orcid.org/0009-0000-8712-6957"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Yang Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103784807"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":1.2484,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82470849,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"794","last_page":"799"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9399218559265137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8571666479110718},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.6235044598579407},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.617967963218689},{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.6125131845474243},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.5985278487205505},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5462032556533813},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.441580593585968},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.42895251512527466},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.42766445875167847},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.4171469807624817},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.38350915908813477},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3698188066482544},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30610838532447815}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9399218559265137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8571666479110718},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.6235044598579407},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.617967963218689},{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.6125131845474243},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.5985278487205505},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5462032556533813},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.441580593585968},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.42895251512527466},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.42766445875167847},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.4171469807624817},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.38350915908813477},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3698188066482544},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30610838532447815},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2010.5653880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2010.5653880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1579437898","https://openalex.org/W1977902681","https://openalex.org/W2013845106","https://openalex.org/W2090208676","https://openalex.org/W2111852129","https://openalex.org/W2129538349","https://openalex.org/W2169490784","https://openalex.org/W4254116315","https://openalex.org/W6634743126","https://openalex.org/W6679495168"],"related_works":["https://openalex.org/W3206586607","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1831349210","https://openalex.org/W2133642747","https://openalex.org/W1603163876","https://openalex.org/W2141175904","https://openalex.org/W2612875731","https://openalex.org/W2105710452","https://openalex.org/W2135756607"],"abstract_inverted_index":{"One":[0],"of":[1,47,69,92,166],"the":[2,17,27,32,45,61,65,70,83,89,93,120,134,143,162,167],"main":[3],"purposes":[4],"to":[5,12,51,60,81,141,154],"use":[6],"SystemC":[7,34,85,173],"in":[8,16],"system":[9],"development":[10],"is":[11,23],"perform":[13],"system-level":[14],"verification":[15,40,50,128],"early":[18],"design":[19,35,94,122],"stage.":[20],"However,":[21],"simulation":[22,99],"still":[24],"by":[25],"far":[26],"only":[28],"available":[29],"solution":[30],"for":[31,133],"high-level":[33,71,172],"verification.":[36],"Nonetheless,":[37],"traditional":[38],"formal":[39,127,168],"techniques,":[41],"which":[42],"rely":[43],"on":[44,130,156,171],"translation":[46],"designs":[48],"under":[49],"logic":[52],"netlists,":[53],"cannot":[54],"be":[55,114],"easily":[56],"adopted":[57],"here":[58],"due":[59],"concurrent/asynchronous":[62],"nature":[63],"and":[64,106,117,150,164],"abundant":[66],"synthesis":[67],"flexibilities":[68],"designs.":[72,86,174],"In":[73],"this":[74,131],"paper,":[75],"we":[76],"propose":[77],"a":[78,126],"multi-layer":[79],"modeling":[80,112,132],"represent":[82],"highlevel":[84],"By":[87],"representing":[88],"different":[90,96],"aspects":[91],"with":[95],"structures":[97],"\u2014":[98],"kernel,":[100],"predictive":[101],"synchronization":[102],"dependence":[103],"graph":[104],"(PSDG),":[105],"extended":[107],"Petri":[108],"net":[109],"(extPN),":[110],"our":[111,158],"can":[113],"very":[115],"concise":[116],"faithfully":[118],"capture":[119],"original":[121],"semantics.":[123],"We":[124],"develop":[125],"engine":[129],"deadlock":[135,169],"checks.":[136],"With":[137],"various":[138],"novel":[139],"ideas":[140],"enable":[142],"symbolic":[144],"simulation,":[145],"bounded":[146],"model":[147],"checking":[148,152,170],"(BMC)":[149],"invariant":[151],"techniques":[153],"work":[155],"high-level,":[157],"experimental":[159],"results":[160],"demonstrate":[161],"robustness":[163],"effectiveness":[165]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}