{"id":"https://openalex.org/W4210530243","doi":"https://doi.org/10.1109/iccad.2008.4681667","title":"Context-sensitive static transistor-level IR analysis","display_name":"Context-sensitive static transistor-level IR analysis","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W4210530243","doi":"https://doi.org/10.1109/iccad.2008.4681667"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2008.4681667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104252295","display_name":"Weiqing Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weiqing Guo","raw_affiliation_strings":["Silicon design CAD, Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon design CAD, Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069298813","display_name":"Yu Lin Zhong","orcid":"https://orcid.org/0000-0001-6741-3609"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Zhong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065794906","display_name":"Tom Burd","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tom Burd","raw_affiliation_strings":["Silicon design CAD, Advanced Micro Devices, Inc., Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon design CAD, Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"797","last_page":"802"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6574288606643677},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.542152464389801},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5248477458953857},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5188411474227905},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4407684803009033},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43363362550735474},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42164579033851624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31993359327316284},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2331659197807312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1784423291683197},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16086488962173462}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6574288606643677},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.542152464389801},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5248477458953857},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5188411474227905},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4407684803009033},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43363362550735474},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42164579033851624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31993359327316284},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2331659197807312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1784423291683197},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16086488962173462},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2008.4681667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1985270840","https://openalex.org/W2018607921","https://openalex.org/W2115314588","https://openalex.org/W2130429187","https://openalex.org/W2130464226","https://openalex.org/W2140475081","https://openalex.org/W2156476900","https://openalex.org/W2159308186","https://openalex.org/W2168747796","https://openalex.org/W3145549985","https://openalex.org/W4241928842","https://openalex.org/W4246239274","https://openalex.org/W4248548556","https://openalex.org/W6681009213"],"related_works":["https://openalex.org/W2151320244","https://openalex.org/W1570829627","https://openalex.org/W2295023886","https://openalex.org/W4213243744","https://openalex.org/W2969365378","https://openalex.org/W3186878187","https://openalex.org/W2356864095","https://openalex.org/W4387126921","https://openalex.org/W2049461947","https://openalex.org/W2588941787"],"abstract_inverted_index":{"With":[0],"advances":[1],"in":[2,108],"semiconductor":[3],"process":[4,104],"technology,":[5],"chip":[6,53],"power":[7,13],"density":[8],"has":[9],"dramatically":[10],"increased,":[11],"making":[12],"grid":[14,49],"integrity":[15,50],"a":[16,42,83,90,94,109],"critical":[17],"concern":[18],"at":[19],"all":[20,36],"stages":[21],"of":[22,30,70,79,93,120],"the":[23,27,68,100,117],"design":[24],"process.":[25],"Given":[26],"inherent":[28],"difficulty":[29],"capturing":[31],"worst-case":[32],"IR":[33,61],"drops":[34],"for":[35,47],"logic":[37],"gates":[38],"with":[39,99],"dynamic":[40],"vectors,":[41],"static":[43,59,72,121],"flow":[44,64,81],"is":[45,74,82],"essential":[46],"verifying":[48],"on":[51],"complex":[52],"designs,":[54],"especially":[55],"microprocessors.":[56],"A":[57],"novel":[58],"transistor-level":[60],"drop":[62],"analysis":[63],"which":[65],"significantly":[66],"reduces":[67],"conservatism":[69,118],"other":[71],"flows":[73],"presented.":[75],"The":[76],"key":[77],"feature":[78],"this":[80],"fast":[84],"NAND":[85],"decision":[86,96],"diagram":[87,97],"(NDD)":[88],"algorithm,":[89],"lightweight":[91],"variant":[92],"boolean":[95],"(BDD)":[98],"capacity":[101],"to":[102],"effectively":[103],"device":[105],"transition":[106],"exclusions":[107],"per":[110],"logical-device,":[111],"context-sensitive":[112],"fashion,":[113],"thereby":[114],"radically":[115],"reducing":[116],"typical":[119],"analysis.":[122]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}