{"id":"https://openalex.org/W3140299845","doi":"https://doi.org/10.1109/iccad.2008.4681664","title":"Silicon feedback to improve frequency of high-performance microprocessors - an overview","display_name":"Silicon feedback to improve frequency of high-performance microprocessors - an overview","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W3140299845","doi":"https://doi.org/10.1109/iccad.2008.4681664","mag":"3140299845"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2008.4681664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110899319","display_name":"Chandramouli Kashyap","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandramouli Kashyap","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086969691","display_name":"Pouria Bastani","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pouria Bastani","raw_affiliation_strings":["University of California, Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037460485","display_name":"Kip Killpack","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kip Killpack","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060010506","display_name":"Chirayu Amin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chirayu Amin","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28450555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"778","last_page":"782"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7094345092773438},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.7091699838638306},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5895329117774963},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.41067734360694885},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3996439278125763},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38788822293281555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3005470633506775},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21959331631660461},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12849578261375427}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7094345092773438},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.7091699838638306},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5895329117774963},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.41067734360694885},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3996439278125763},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38788822293281555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3005470633506775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21959331631660461},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12849578261375427}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2008.4681664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W85133518","https://openalex.org/W2134266413","https://openalex.org/W2145522570","https://openalex.org/W2158486845","https://openalex.org/W2164116828","https://openalex.org/W2167480374","https://openalex.org/W2170285316","https://openalex.org/W3140929775","https://openalex.org/W4230674625","https://openalex.org/W6603486537","https://openalex.org/W6681354857"],"related_works":["https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W2794688131","https://openalex.org/W2136310485","https://openalex.org/W4229446324","https://openalex.org/W2014777185","https://openalex.org/W2029945169","https://openalex.org/W2158805860","https://openalex.org/W1964360685","https://openalex.org/W2560534857"],"abstract_inverted_index":{"In":[0,67],"modern":[1],"high-performance":[2],"microprocessors":[3],"designed":[4],"using":[5],"advanced":[6],"process":[7],"technologies,":[8],"the":[9,12,19,37,41,44,48,51,56,65],"frequency":[10],"of":[11,32,50],"part":[13],"is":[14],"often":[15],"slower":[16],"than":[17],"what":[18],"static":[20],"timing":[21],"analysis":[22],"tools":[23],"predict":[24],"before":[25],"tape":[26],"out.":[27],"We":[28],"give":[29],"an":[30],"overview":[31],"techniques":[33],"used":[34],"to":[35,59],"observe":[36],"failing":[38,57],"path":[39,58],"on":[40],"tester,":[42],"identify":[43],"dominant":[45],"devices":[46],"impacting":[47],"delay":[49],"path,":[52],"and":[53],"learn":[54],"from":[55,79],"fix":[60],"other":[61],"similar":[62],"paths":[63],"in":[64,82],"design.":[66],"particular,":[68],"we":[69],"describe":[70],"a":[71],"support":[72],"vector":[73],"machine":[74],"based":[75],"approach":[76],"for":[77],"learning":[78],"speedpaths":[80],"observed":[81],"silicon.":[83]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}