{"id":"https://openalex.org/W3140535147","doi":"https://doi.org/10.1109/iccad.2008.4681590","title":"Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction","display_name":"Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W3140535147","doi":"https://doi.org/10.1109/iccad.2008.4681590","mag":"3140535147"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2008.4681590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010898661","display_name":"Hushrav Mogal","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hushrav D. Mogal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013257804","display_name":"Kia Bazargan","orcid":"https://orcid.org/0000-0003-3624-7366"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kia Bazargan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010898661"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":1.0398,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82603615,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"302","last_page":"305"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9946788549423218},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.6942412853240967},{"id":"https://openalex.org/keywords/replicate","display_name":"Replicate","score":0.6513065695762634},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6236220002174377},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5885457396507263},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5425522923469543},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5350661277770996},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5200664401054382},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4953083097934723},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3842099606990814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26608341932296753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21197164058685303},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21044856309890747},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1498534381389618},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12507519125938416},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07038214802742004}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9946788549423218},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.6942412853240967},{"id":"https://openalex.org/C2781162219","wikidata":"https://www.wikidata.org/wiki/Q26250693","display_name":"Replicate","level":2,"score":0.6513065695762634},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6236220002174377},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5885457396507263},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5425522923469543},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5350661277770996},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5200664401054382},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4953083097934723},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3842099606990814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26608341932296753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21197164058685303},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21044856309890747},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1498534381389618},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12507519125938416},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07038214802742004},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2008.4681590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1761143336","https://openalex.org/W1987083056","https://openalex.org/W2078100540","https://openalex.org/W2114772983","https://openalex.org/W2129960401","https://openalex.org/W2151243068","https://openalex.org/W2159098569","https://openalex.org/W2165160270","https://openalex.org/W2888871578","https://openalex.org/W3147532680","https://openalex.org/W4210777595","https://openalex.org/W4245686093"],"related_works":["https://openalex.org/W2124495928","https://openalex.org/W2129355781","https://openalex.org/W2096129555","https://openalex.org/W2097517502","https://openalex.org/W4363620137","https://openalex.org/W2152479836","https://openalex.org/W2161137937","https://openalex.org/W2545825440","https://openalex.org/W2103585921","https://openalex.org/W2101577681"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,20,24,57,60,68,75,105],"new":[4],"approach":[5],"to":[6,18,28,51,83,103],"active":[7,124],"sub-threshold":[8,43,125],"leakage":[9,126],"reduction":[10],"using":[11,112],"task":[12,113],"migration.":[13],"The":[14],"main":[15],"idea":[16],"is":[17,59],"replicate":[19,84],"hot":[21],"module":[22],"in":[23,56,91,100,122],"design":[25],"so":[26],"as":[27],"actively":[29],"migrate":[30,52],"its":[31],"computation":[32],"at":[33,127],"regular":[34],"intervals,":[35],"reducing":[36],"the":[37,42,81,89,95,101,123,128],"on-chip":[38],"temperature":[39],"and":[40,53,85],"thereby":[41],"leakage.":[44],"We":[45],"observe":[46],"that":[47],"choosing":[48],"which":[49],"blocks":[50],"their":[54],"placement":[55],"floorplan":[58,102],"chicken-and-egg":[61],"problem.":[62],"To":[63],"solve":[64],"this,":[65],"we":[66,78,115],"propose":[67],"two":[69],"step":[70],"floorplanning":[71],"methodology,":[72],"wherein,":[73],"given":[74],"base":[76],"floorplan,":[77,111],"first":[79],"choose":[80],"modules":[82],"then":[86],"effectively":[87],"utilize":[88],"deadspaces":[90],"it":[92],"by":[93],"exploiting":[94],"lateral":[96],"conduction":[97],"of":[98,120,130],"heat":[99],"place":[104],"modulepsilas":[106],"replica.":[107],"With":[108],"an":[109,117],"optimized":[110],"migration":[114],"obtain":[116],"average":[118],"savings":[119],"29%":[121],"expense":[129],"about":[131],"6%":[132],"additional":[133],"area.":[134]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}