{"id":"https://openalex.org/W4240810344","doi":"https://doi.org/10.1109/iccad.2008.4681578","title":"Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits","display_name":"Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W4240810344","doi":"https://doi.org/10.1109/iccad.2008.4681578"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2008.4681578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100648766","display_name":"Hyein Lee","orcid":"https://orcid.org/0000-0001-8037-2207"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyein Lee","raw_affiliation_strings":["Hyein Lee, Seungwhun Paik, and Youngsoo Shin Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hyein Lee, Seungwhun Paik, and Youngsoo Shin Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108744170","display_name":"Seungwhun Paik","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungwhun Paik","raw_affiliation_strings":["Hyein Lee, Seungwhun Paik, and Youngsoo Shin Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hyein Lee, Seungwhun Paik, and Youngsoo Shin Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Hyein Lee, Seungwhun Paik, and Youngsoo Shin Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hyein Lee, Seungwhun Paik, and Youngsoo Shin Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3392,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70425139,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"224","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8473988771438599},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8150503635406494},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7132443785667419},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.580631673336029},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5769354104995728},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5518109798431396},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5252013802528381},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5251020193099976},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5224658250808716},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.49078139662742615},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48689189553260803},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4363715350627899},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4176926612854004},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.37276941537857056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21098849177360535},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20833885669708252},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19217488169670105},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1358742117881775},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1064189076423645}],"concepts":[{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8473988771438599},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8150503635406494},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7132443785667419},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.580631673336029},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5769354104995728},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5518109798431396},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5252013802528381},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5251020193099976},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5224658250808716},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.49078139662742615},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48689189553260803},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4363715350627899},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4176926612854004},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.37276941537857056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21098849177360535},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20833885669708252},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19217488169670105},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1358742117881775},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1064189076423645},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2008.4681578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1864700546","https://openalex.org/W2118482092","https://openalex.org/W2125117969","https://openalex.org/W2133916137","https://openalex.org/W2137616964","https://openalex.org/W2157398460","https://openalex.org/W3197625055","https://openalex.org/W4231706861","https://openalex.org/W4236324780","https://openalex.org/W4237096326","https://openalex.org/W6630623413","https://openalex.org/W6636248855"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W3006003651","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2174922170","https://openalex.org/W2133326759","https://openalex.org/W2617666058","https://openalex.org/W2127892766"],"abstract_inverted_index":{"Pulsed":[0],"latches,":[1],"latches":[2,24],"driven":[3],"by":[4],"a":[5,32,37],"brief":[6],"clock":[7,41,49,85,132,138,142,162],"pulse,":[8],"offer":[9],"the":[10,55,94,112],"convenience":[11],"of":[12,23,57,72,77,80,122,124,137,158],"flip-flop-like":[13],"timing":[14],"verification":[15],"and":[16,83,154,156,160,166],"optimization,":[17],"while":[18],"retaining":[19],"superior":[20],"design":[21,30,149],"parameters":[22],"over":[25],"flip-flops.":[26],"But,":[27],"pulsed":[28,99],"latch-based":[29,100],"using":[31],"single":[33],"pulse":[34,74,125],"width":[35,75],"has":[36],"limitation":[38,44],"in":[39],"reducing":[40],"period.":[42],"The":[43,70,148],"still":[45],"exists":[46],"even":[47],"if":[48],"skew":[50,58,86],"scheduling":[51,84],"is":[52,63,91,108,164],"employed,":[53],"since":[54],"amount":[56],"that":[59,119],"can":[60],"be":[61],"assigned":[62],"practically":[64],"limited":[65],"due":[66],"to":[67,110,128,135],"process":[68],"variations.":[69],"problem":[71],"allocating":[73],"(out":[76],"discrete":[78],"number":[79,121],"predefined":[81],"widths)":[82],"(within":[87],"prescribed":[88],"upper":[89],"bound)":[90],"formulated,":[92],"for":[93,97,144],"first":[95],"time,":[96],"optimizing":[98],"sequential":[101],"circuits.":[102,147,170],"An":[103],"allocation":[104],"algorithm":[105],"called":[106],"PWCS_Optimize":[107],"proposed":[109],"solve":[111],"problem.":[113],"Experiments":[114],"with":[115,131,168],"65-nm":[116],"technology":[117],"demonstrate":[118],"small":[120],"variety":[123],"widths":[126],"(up":[127,134],"5)":[129],"combined":[130],"skews":[133],"10%":[136],"period)":[139],"yield":[140],"minimum":[141],"period":[143],"many":[145],"benchmark":[146],"flow":[150],"including":[151],"PWCS_Optimize,":[152],"placement":[153],"routing,":[155],"synthesis":[157],"local":[159],"global":[161],"trees":[163],"presented":[165],"assessed":[167],"example":[169]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}