{"id":"https://openalex.org/W4251609686","doi":"https://doi.org/10.1109/iccad.2008.4681576","title":"Guiding global placement with wire density","display_name":"Guiding global placement with wire density","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W4251609686","doi":"https://doi.org/10.1109/iccad.2008.4681576"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2008.4681576","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681576","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076122063","display_name":"Kalliopi Tsota","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kalliopi Tsota","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022664058","display_name":"V. Balakrishnan","orcid":"https://orcid.org/0000-0001-9284-2202"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Venkataramanan Balakrishnan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"212","last_page":"217"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8268067240715027},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7401965260505676},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.686898410320282},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6374015808105469},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.5607861280441284},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41736239194869995},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4076831638813019},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11802816390991211}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8268067240715027},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7401965260505676},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.686898410320282},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6374015808105469},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.5607861280441284},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41736239194869995},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4076831638813019},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11802816390991211},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2008.4681576","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681576","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2005126631","https://openalex.org/W2022271562","https://openalex.org/W2072542815","https://openalex.org/W2078174680","https://openalex.org/W2083637347","https://openalex.org/W2085502236","https://openalex.org/W2103848222","https://openalex.org/W2111104699","https://openalex.org/W2112547226","https://openalex.org/W2114871550","https://openalex.org/W2116021187","https://openalex.org/W2133286478","https://openalex.org/W2133367791","https://openalex.org/W2167841124","https://openalex.org/W2178873339","https://openalex.org/W3140592728","https://openalex.org/W3140720939","https://openalex.org/W4229795991","https://openalex.org/W4231171283","https://openalex.org/W6676486451","https://openalex.org/W6676691077","https://openalex.org/W6683569473","https://openalex.org/W6684847857"],"related_works":["https://openalex.org/W4379115841","https://openalex.org/W2083794993","https://openalex.org/W1511772879","https://openalex.org/W4394660363","https://openalex.org/W2186315912","https://openalex.org/W2248125223","https://openalex.org/W2588591308","https://openalex.org/W2910542634","https://openalex.org/W2127898439","https://openalex.org/W3082894236"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"efficient":[4],"technique":[5],"for":[6],"the":[7,10,17,21,30,34,37,41,58,63,67,70,75,82,88],"estimation":[8],"of":[9,20,29,36,69],"routed":[11,38,85],"wirelength":[12,39,86],"during":[13],"global":[14],"placement":[15,60],"using":[16],"wire":[18],"density":[19],"net.":[22],"The":[23,53,77],"proposed":[24,78],"method":[25,54],"identifies":[26],"congested":[27],"regions":[28,50],"chip":[31],"and":[32,62,72],"incorporates":[33],"model":[35],"into":[40],"objective":[42],"function":[43],"in":[44,57,87],"order":[45],"to":[46],"effectively":[47],"alleviate":[48],"these":[49],"from":[51],"congestion.":[52],"is":[55],"integrated":[56],"analytical":[59,79],"framework":[61],"two-level":[64],"structure":[65],"improves":[66],"scalability":[68],"placer":[71,80],"speeds":[73],"up":[74],"algorithm.":[76],"provides":[81],"best-so-far":[83],"average":[84],"IBM":[89],"version2":[90],"benchmark":[91],"suite.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}