{"id":"https://openalex.org/W3141812019","doi":"https://doi.org/10.1109/iccad.2008.4681565","title":"The analysis of cyclic circuits with Boolean satisfiability","display_name":"The analysis of cyclic circuits with Boolean satisfiability","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W3141812019","doi":"https://doi.org/10.1109/iccad.2008.4681565","mag":"3141812019"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2008.4681565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044441669","display_name":"John Backes","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Backes","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033585680","display_name":"Brian Fett","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Fett","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103212398","display_name":"Marc D. Riedel","orcid":"https://orcid.org/0000-0002-3318-346X"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marc D. Riedel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"143","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.7467218637466431},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.721587061882019},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.6495640277862549},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.647662878036499},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.6238386631011963},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6165226101875305},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.6032246351242065},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.49813342094421387},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48219791054725647},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.48114287853240967},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4614737033843994},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4428715705871582},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3902595639228821},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3898520767688751},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28775572776794434},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2483586072921753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08357852697372437}],"concepts":[{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.7467218637466431},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.721587061882019},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.6495640277862549},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.647662878036499},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.6238386631011963},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6165226101875305},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.6032246351242065},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.49813342094421387},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48219791054725647},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.48114287853240967},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4614737033843994},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4428715705871582},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3902595639228821},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3898520767688751},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28775572776794434},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2483586072921753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08357852697372437},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2008.4681565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W25571951","https://openalex.org/W1485781696","https://openalex.org/W1510132912","https://openalex.org/W1511688816","https://openalex.org/W1988042515","https://openalex.org/W2010065567","https://openalex.org/W2024223745","https://openalex.org/W2033176194","https://openalex.org/W2067776562","https://openalex.org/W2096548380","https://openalex.org/W2118382442","https://openalex.org/W2118551933","https://openalex.org/W2120688461","https://openalex.org/W2125850227","https://openalex.org/W2160444875","https://openalex.org/W2160776998","https://openalex.org/W3141112769","https://openalex.org/W4252206672","https://openalex.org/W6629055951","https://openalex.org/W6630540484","https://openalex.org/W6630623413","https://openalex.org/W6677612158","https://openalex.org/W6683219038","https://openalex.org/W6940560219","https://openalex.org/W7011273561"],"related_works":["https://openalex.org/W2133001125","https://openalex.org/W2348129335","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W1936629927","https://openalex.org/W1621928919","https://openalex.org/W2146663621"],"abstract_inverted_index":{"The":[0,61],"accepted":[1],"wisdom":[2],"is":[3],"that":[4,20,51,64],"combinational":[5,35],"circuits":[6,36,38,70],"must":[7],"have":[8],"acyclic":[9],"(i.e.,":[10,37],"loop-free":[11],"or":[12,41],"feed-forward)":[13],"topologies.":[14],"And":[15],"yet":[16],"simple":[17],"examples":[18],"suggest":[19],"this":[21,78],"need":[22],"not":[23],"be":[24],"so.":[25],"In":[26,77],"previous":[27],"work,":[28],"we":[29,65,80],"advocated":[30],"the":[31],"design":[32],"of":[33],"cyclic":[34,69],"with":[39],"loops":[40],"feedback":[42],"paths).":[43],"We":[44],"proposed":[45],"a":[46,82],"synthesis":[47],"methodology":[48],"and":[49,58],"demonstrated":[50],"it":[52],"produces":[53],"significant":[54],"improvements":[55],"in":[56,59],"area":[57],"delay.":[60],"analysis":[62,88],"method":[63],"used":[66],"to":[67],"validate":[68],"was":[71],"based":[72,89],"on":[73,90],"binary":[74],"decision":[75],"diagrams.":[76],"paper,":[79],"propose":[81],"much":[83],"more":[84],"efficient":[85],"technique":[86],"for":[87],"Boolean":[91],"satisfiability":[92],"(SAT).":[93]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}