{"id":"https://openalex.org/W3149777975","doi":"https://doi.org/10.1109/iccad.2008.4681564","title":"A succinct memory model for automated design debugging","display_name":"A succinct memory model for automated design debugging","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W3149777975","doi":"https://doi.org/10.1109/iccad.2008.4681564","mag":"3149777975"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2008.4681564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070019319","display_name":"Brian Keng","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Brian Keng","raw_affiliation_strings":["ECE Department, University of Toronto, Toronto, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016047575","display_name":"Hratch Mangassarian","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hratch Mangassarian","raw_affiliation_strings":["ECE Department, University of Toronto, Toronto, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andreas Veneris","raw_affiliation_strings":["CS Department, University of Toronto, Toronto, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CS Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26549365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"137","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9102164506912231},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8215999603271484},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6050574779510498},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.5331301689147949},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.5185971260070801},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.48630842566490173},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4689611494541168},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4508603811264038},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.44642943143844604},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.37119942903518677},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3299318850040436},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2676507532596588},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.22233846783638},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11328676342964172}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9102164506912231},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8215999603271484},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6050574779510498},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.5331301689147949},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.5185971260070801},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.48630842566490173},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4689611494541168},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4508603811264038},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.44642943143844604},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37119942903518677},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3299318850040436},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2676507532596588},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.22233846783638},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11328676342964172},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2008.4681564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1503570386","https://openalex.org/W1513012091","https://openalex.org/W1519854356","https://openalex.org/W1539380957","https://openalex.org/W1541510538","https://openalex.org/W1979903718","https://openalex.org/W2099386032","https://openalex.org/W2116758077","https://openalex.org/W2137249130","https://openalex.org/W2160444875","https://openalex.org/W3150324789","https://openalex.org/W4236162975"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W2543101158","https://openalex.org/W1569638199","https://openalex.org/W2119548404"],"abstract_inverted_index":{"In":[0,37,100],"todaypsilas":[1],"complex":[2],"SoC":[3],"designs,":[4],"verification":[5],"and":[6,13],"debugging":[7,46,74,98],"are":[8],"becoming":[9],"ever":[10],"more":[11],"crucial":[12],"increasingly":[14],"time-consuming":[15],"tasks.":[16],"The":[17,62],"prevalence":[18],"of":[19,26,34,67,96],"embedded":[20],"memories":[21],"adds":[22],"to":[23,71,107,151],"the":[24,27,32,35,65,68,73,87,93,97,102],"difficulty":[25],"problem":[28],"by":[29,53],"exponentially":[30],"increasing":[31],"state-space":[33],"design.":[36],"this":[38],"work,":[39],"a":[40,79,123,137,146],"novel":[41],"memory":[42,51,60,94,112,126,142],"model":[43,104],"for":[44,58,130],"design":[45,70],"is":[47,105,128],"presented.":[48],"It":[49],"models":[50],"succinctly":[52],"avoiding":[54],"an":[55,109],"explicit":[56],"representation":[57],"each":[59],"bit.":[61],"method":[63],"uses":[64],"simulation":[66],"erroneous":[69,88],"guide":[72],"process.":[75],"This":[76],"results":[77],"in":[78,141],"parameterizable":[80],"formal":[81],"encoding":[82],"that":[83],"grows":[84],"linearly":[85],"with":[86,145],"trace":[89],"length,":[90],"significantly":[91],"reducing":[92],"requirements":[95],"problem.":[99],"addition,":[101],"proposed":[103],"extended":[106],"handle":[108],"arbitrary":[110],"initial":[111],"configuration,":[113],"as":[114,116],"well":[115],"non-cycle":[117],"accurate":[118],"output":[119],"traces":[120],"where":[121],"only":[122],"final":[124],"expected":[125],"state":[127],"available":[129],"comparison.":[131],"Experiments":[132],"on":[133],"industrial":[134],"designs":[135],"show":[136],"96%":[138],"average":[139],"reduction":[140],"usage":[143],"along":[144],"noticeable":[147],"performance":[148],"improvement":[149],"compared":[150],"previous":[152],"work.":[153]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}