{"id":"https://openalex.org/W4236878882","doi":"https://doi.org/10.1109/iccad.2008.4681554","title":"MAPS: Multi-Algorithm Parallel circuit Simulation","display_name":"MAPS: Multi-Algorithm Parallel circuit Simulation","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W4236878882","doi":"https://doi.org/10.1109/iccad.2008.4681554"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2008.4681554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003123174","display_name":"Xiaoji Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoji Ye","raw_affiliation_strings":["Department of ECE, Texas A and M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100391490","display_name":"Dong Wei","orcid":"https://orcid.org/0000-0002-6342-4658"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Dong","raw_affiliation_strings":["Department of ECE, Texas A and M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432782","display_name":"Peng Li","orcid":"https://orcid.org/0000-0003-3548-4589"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Department of ECE, Texas A and M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046886936","display_name":"Sani Nassif","orcid":"https://orcid.org/0000-0002-5096-4794"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sani Nassif","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7986,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.94016771,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8295513391494751},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.658822774887085},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6321539878845215},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5792983770370483},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46495306491851807},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.44015857577323914},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42768847942352295},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.42336514592170715},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.41704773902893066},{"id":"https://openalex.org/keywords/nondeterministic-algorithm","display_name":"Nondeterministic algorithm","score":0.41009607911109924},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3770703673362732},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3225453794002533},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2660003900527954}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8295513391494751},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.658822774887085},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6321539878845215},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5792983770370483},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46495306491851807},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.44015857577323914},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42768847942352295},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.42336514592170715},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.41704773902893066},{"id":"https://openalex.org/C176181172","wikidata":"https://www.wikidata.org/wiki/Q3490301","display_name":"Nondeterministic algorithm","level":2,"score":0.41009607911109924},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3770703673362732},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3225453794002533},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2660003900527954},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2008.4681554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2008.4681554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1970433854","https://openalex.org/W2042151827","https://openalex.org/W2052839611","https://openalex.org/W2077810706","https://openalex.org/W2079820030","https://openalex.org/W2086202544","https://openalex.org/W2089443862","https://openalex.org/W2096509439","https://openalex.org/W2153866174","https://openalex.org/W2169446136","https://openalex.org/W2170151422","https://openalex.org/W2319973481","https://openalex.org/W3200075335","https://openalex.org/W4213104200","https://openalex.org/W4233069663","https://openalex.org/W4236728899","https://openalex.org/W4250733473","https://openalex.org/W4299512035","https://openalex.org/W6684821835","https://openalex.org/W6818555788"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W3012895752","https://openalex.org/W2607998022","https://openalex.org/W2059382600","https://openalex.org/W2005006850","https://openalex.org/W1549757192","https://openalex.org/W3141208674","https://openalex.org/W2134278712","https://openalex.org/W3150687539"],"abstract_inverted_index":{"The":[0],"emergence":[1],"of":[2,21,38,49,73,127,147,152,160],"multi-core":[3,68],"and":[4,11,16,66,156],"many-core":[5],"processors":[6],"has":[7],"introduced":[8],"new":[9,27,47],"opportunities":[10],"challenges":[12,33],"to":[13,29,70,108,135],"EDA":[14],"research":[15],"development.":[17],"While":[18],"the":[19,36,74,103,145],"availability":[20],"increasing":[22],"parallel":[23,50,61,89,142,153],"computing":[24,32],"power":[25],"holds":[26],"promise":[28],"address":[30],"many":[31],"in":[34,88,105,114],"CAD,":[35],"leverage":[37],"hardware":[39],"parallelism":[40],"can":[41],"only":[42],"be":[43],"possible":[44],"with":[45],"a":[46,58,91,139,150],"generation":[48],"CAD":[51,77],"applications.":[52],"In":[53,117],"this":[54],"paper,":[55],"we":[56,101],"propose":[57],"novel":[59],"multi-algorithm":[60,121],"circuit":[62,81],"simulation":[63,86,93,106,128,143,163],"approach":[64],"(MAPS)":[65],"its":[67],"implementation":[69,146],"expedite":[71],"one":[72],"most":[75],"fundamental":[76],"applications:":[78],"transistor-level":[79],"transient":[80,115],"simulation.":[82,116],"MAPS":[83,148],"starts":[84],"multiple":[85],"algorithms":[87,99,107],"for":[90,158],"given":[92],"task.":[94],"By":[95],"properly":[96],"synchronizing":[97],"these":[98],"on-the-fly,":[100],"exploit":[102],"diversity":[104],"achieve":[109],"possibly":[110],"superlinear":[111],"overall":[112],"speedup":[113],"addition,":[118],"our":[119],"unique":[120,124],"framework":[122],"allows":[123,157],"safe":[125],"exploration":[126],"methods":[129],"that":[130],"are":[131],"conventionally":[132],"discarded":[133],"due":[134],"convergence":[136],"concerns.":[137],"As":[138],"coarse":[140],"grained":[141],"approach,":[144],"demands":[149],"minimum":[151],"programming":[154],"effort":[155],"reuse":[159],"existing":[161],"serial":[162],"codes.":[164]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}