{"id":"https://openalex.org/W4242600005","doi":"https://doi.org/10.1109/iccad.2007.4397368","title":"Novel wire density driven full-chip routing for CMP variation control","display_name":"Novel wire density driven full-chip routing for CMP variation control","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W4242600005","doi":"https://doi.org/10.1109/iccad.2007.4397368"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2007.4397368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397368","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079596246","display_name":"Huang-Yu Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Huang-Yu Chen","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103185265","display_name":"Szu-Jui Chou","orcid":"https://orcid.org/0000-0003-3552-2151"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Szu-Jui Chou","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015229189","display_name":"Sheng-Lung Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sheng-Lung Wang","raw_affiliation_strings":["Synopsys, Inc, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc, Taipei, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5079596246"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":2.8099,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90947068,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"24","issue":null,"first_page":"831","last_page":"838"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chemical-mechanical-planarization","display_name":"Chemical-mechanical planarization","score":0.5676810145378113},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5328353643417358},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5202268958091736},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49235427379608154},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.45165881514549255},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4403693675994873},{"id":"https://openalex.org/keywords/delaunay-triangulation","display_name":"Delaunay triangulation","score":0.4350971281528473},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.43153297901153564},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36221033334732056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29887616634368896},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.28740987181663513},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20280960202217102},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.20086932182312012},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1467343270778656},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12928852438926697},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12600234150886536}],"concepts":[{"id":"https://openalex.org/C180088628","wikidata":"https://www.wikidata.org/wiki/Q1069404","display_name":"Chemical-mechanical planarization","level":3,"score":0.5676810145378113},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5328353643417358},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5202268958091736},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49235427379608154},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.45165881514549255},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4403693675994873},{"id":"https://openalex.org/C68010082","wikidata":"https://www.wikidata.org/wiki/Q192445","display_name":"Delaunay triangulation","level":2,"score":0.4350971281528473},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.43153297901153564},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36221033334732056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29887616634368896},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.28740987181663513},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20280960202217102},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.20086932182312012},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1467343270778656},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12928852438926697},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12600234150886536},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccad.2007.4397368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397368","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.545.9517","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.545.9517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://eda.ee.ntu.edu.tw/~yellowfish/iccad07/iccad07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1486212813","https://openalex.org/W1525696892","https://openalex.org/W1537332224","https://openalex.org/W1949163578","https://openalex.org/W1975628451","https://openalex.org/W2096890327","https://openalex.org/W2113335196","https://openalex.org/W2119546707","https://openalex.org/W2119860317","https://openalex.org/W2126950153","https://openalex.org/W2140739091","https://openalex.org/W2147106466","https://openalex.org/W2154270731","https://openalex.org/W2158523263","https://openalex.org/W2159655716","https://openalex.org/W2159746935","https://openalex.org/W2165545669","https://openalex.org/W2168114925","https://openalex.org/W4214494916","https://openalex.org/W4233752431","https://openalex.org/W4252811809","https://openalex.org/W4255326129","https://openalex.org/W6632153130","https://openalex.org/W6640819088","https://openalex.org/W6654642314","https://openalex.org/W6675062116","https://openalex.org/W6677823816","https://openalex.org/W6680728637","https://openalex.org/W6684721681","https://openalex.org/W6684912167"],"related_works":["https://openalex.org/W2350003910","https://openalex.org/W2489206082","https://openalex.org/W1495339469","https://openalex.org/W1999768459","https://openalex.org/W2130148791","https://openalex.org/W2155451298","https://openalex.org/W2163264803","https://openalex.org/W74903192","https://openalex.org/W2668822080","https://openalex.org/W4226027024"],"abstract_inverted_index":{"As":[0],"nanometer":[1],"technology":[2],"advances,":[3],"the":[4,28,38,60,91],"post-CMP":[5],"dielectric":[6],"thickness":[7],"variation":[8],"control":[9],"becomes":[10],"crucial":[11],"for":[12,82],"manufacturing":[13],"closure.":[14],"To":[15,86],"improve":[16],"CMP":[17],"quality,":[18],"dummy":[19,33,66],"feature":[20],"filling":[21],"is":[22,49],"typically":[23],"performed":[24],"by":[25],"foundries":[26],"after":[27],"routing":[29,57,77,99],"stage.":[30],"However,":[31],"tilling":[32],"features":[34],"may":[35],"greatly":[36],"degrade":[37],"interconnect":[39],"performance":[40],"and":[41,113],"lead":[42],"to":[43,52,58],"explosion":[44],"of":[45,118],"mask":[46],"data.":[47],"It":[48],"thus":[50],"desirable":[51],"consider":[53,88],"wire-density":[54],"uniformity":[55],"during":[56],"minimize":[59],"side":[61],"effects":[62],"from":[63],"aggressive":[64],"post-layout":[65],"filling.":[67],"In":[68],"this":[69],"paper,":[70],"we":[71],"present":[72],"a":[73,94,103],"new":[74,104],"full-chip":[75],"grid-based":[76],"system":[78],"considering":[79],"wire":[80,89,137],"density":[81,105],"reticle":[83],"planarization":[84],"enhancement.":[85],"fully":[87],"distribution,":[90],"router":[92],"applies":[93],"novel":[95],"two-pass,":[96],"top-down":[97],"planarity-driven":[98],"framework,":[100],"which":[101],"employs":[102],"critical":[106],"area":[107],"analysis":[108],"based":[109,122],"on":[110,123],"Voronoi":[111],"diagrams":[112],"incorporates":[114],"an":[115],"intermediate":[116],"stage":[117],"density-driven":[119],"layer/track":[120],"assignment":[121],"incremental":[124],"Delaunay":[125],"triangulation.":[126],"Experimental":[127],"results":[128],"show":[129],"that":[130],"our":[131],"methods":[132],"can":[133],"achieve":[134],"more":[135],"balanced":[136],"distribution":[138],"than":[139],"state-of-the-art":[140],"works.":[141]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
