{"id":"https://openalex.org/W4241620505","doi":"https://doi.org/10.1109/iccad.2007.4397367","title":"Architectural power models for sram and cam structures based on hybrid analytical/empirical techniques","display_name":"Architectural power models for sram and cam structures based on hybrid analytical/empirical techniques","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W4241620505","doi":"https://doi.org/10.1109/iccad.2007.4397367"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2007.4397367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397367","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056632010","display_name":"Xiaoyao Liang","orcid":"https://orcid.org/0000-0002-2790-5884"},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaoyao Liang","raw_affiliation_strings":["School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068372139","display_name":"Kerem Turgay","orcid":null},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kerem Turgay","raw_affiliation_strings":["School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026496503","display_name":"David Brooks","orcid":"https://orcid.org/0000-0002-0662-7889"},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Brooks","raw_affiliation_strings":["School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056632010"],"corresponding_institution_ids":["https://openalex.org/I136199984"],"apc_list":null,"apc_paid":null,"fwci":2.1074,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.88214439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"824","last_page":"830"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6370111703872681},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6120135188102722},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.5418610572814941},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5292648077011108},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5084282755851746},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5021755695343018},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4827701151371002},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4572967290878296},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43679025769233704},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4331561326980591},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4300106167793274},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2747766971588135},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19570350646972656},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.18568503856658936},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17513513565063477}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6370111703872681},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6120135188102722},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.5418610572814941},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5292648077011108},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5084282755851746},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5021755695343018},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4827701151371002},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4572967290878296},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43679025769233704},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4331561326980591},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4300106167793274},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2747766971588135},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19570350646972656},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.18568503856658936},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17513513565063477},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2007.4397367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397367","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1515787980","https://openalex.org/W1550928833","https://openalex.org/W2070015279","https://openalex.org/W2108880814","https://openalex.org/W2131507936","https://openalex.org/W2139957539","https://openalex.org/W2152491218","https://openalex.org/W3140903683","https://openalex.org/W4232073761","https://openalex.org/W4238693875","https://openalex.org/W6632802079","https://openalex.org/W6676056936","https://openalex.org/W6679310810","https://openalex.org/W6679755904","https://openalex.org/W6682472696","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2391204328","https://openalex.org/W2380737731","https://openalex.org/W2125347099","https://openalex.org/W2476651607","https://openalex.org/W1516514319","https://openalex.org/W2170222316","https://openalex.org/W2073217565","https://openalex.org/W2979921829","https://openalex.org/W2103040692","https://openalex.org/W1929041301"],"abstract_inverted_index":{"The":[0,106],"need":[1],"to":[2,93],"perform":[3],"power":[4,18,55,73,107,114,120],"analysis":[5],"in":[6,63,103],"the":[7,11,48,88,91],"early":[8,64],"stages":[9],"of":[10,47,90,125],"design":[12,23,66],"process":[13],"has":[14,19],"become":[15,20],"critical":[16],"as":[17],"a":[21,44,70],"major":[22],"constraint.":[24],"Embedded":[25],"and":[26,33,39,83,98,100,117],"high-performance":[27],"microprocessors":[28],"incorporate":[29],"large":[30],"on-chip":[31],"cache":[32],"similar":[34],"SRAM-based":[35],"or":[36],"CAM-based":[37],"structures,":[38],"these":[40],"components":[41],"can":[42],"consume":[43],"significant":[45],"fraction":[46],"total":[49],"chip":[50],"power.":[51],"Thus":[52],"an":[53],"accurate":[54],"modeling":[56,74,108],"method":[57],"for":[58,76],"such":[59],"structures":[60,78,96],"is":[61,80,110],"important":[62],"architecture":[65],"studies.":[67],"We":[68,86],"present":[69],"unified":[71],"architecture-level":[72],"methodology":[75],"array":[77],"which":[79],"highly-accurate,":[81],"parameterizable,":[82],"technology":[84],"scalable.":[85],"demonstrate":[87],"applicability":[89],"model":[92],"different":[94],"memory":[95],"(SRAMs":[97],"CAMs)":[99],"include":[101],"leakage-variability":[102],"advanced":[104],"technologies.":[105],"approach":[109],"validated":[111],"against":[112],"HSPICE":[113],"simulation":[115],"results,":[116],"we":[118],"show":[119],"estimation":[121],"accuracy":[122],"within":[123],"5%":[124],"detailed":[126],"circuit":[127],"simulations.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}