{"id":"https://openalex.org/W3143694037","doi":"https://doi.org/10.1109/iccad.2007.4397344","title":"A nonlinear cell macromodel for digital applications","display_name":"A nonlinear cell macromodel for digital applications","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W3143694037","doi":"https://doi.org/10.1109/iccad.2007.4397344","mag":"3143694037"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2007.4397344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397344","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110899319","display_name":"Chandramouli Kashyap","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandramouli Kashyap","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060010506","display_name":"Chirayu Amin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chirayu Amin","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113512269","display_name":"Noel Menezes","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Noel Menezes","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087685981","display_name":"Eli Chiprout","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eli Chiprout","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7961,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.86673477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"678","last_page":"685"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6952804327011108},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4985957145690918},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4724579155445099},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4577746093273163},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42714935541152954},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3467618227005005},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2448684275150299},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18574649095535278}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6952804327011108},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4985957145690918},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4724579155445099},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4577746093273163},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42714935541152954},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3467618227005005},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2448684275150299},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18574649095535278},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2007.4397344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397344","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W44442500","https://openalex.org/W571322228","https://openalex.org/W1547254974","https://openalex.org/W1562054836","https://openalex.org/W1605011026","https://openalex.org/W2099766936","https://openalex.org/W2105904555","https://openalex.org/W2108816571","https://openalex.org/W2115296652","https://openalex.org/W2122608783","https://openalex.org/W2128919817","https://openalex.org/W2133268384","https://openalex.org/W2133642820","https://openalex.org/W2139164425","https://openalex.org/W2142896025","https://openalex.org/W2150382568","https://openalex.org/W2163626738","https://openalex.org/W3140936136","https://openalex.org/W4231442584","https://openalex.org/W6601738557","https://openalex.org/W6674826404","https://openalex.org/W6680614543","https://openalex.org/W6680739566","https://openalex.org/W6681800627"],"related_works":["https://openalex.org/W3167886223","https://openalex.org/W2098694303","https://openalex.org/W2154925617","https://openalex.org/W2118365745","https://openalex.org/W3217430545","https://openalex.org/W4299458603","https://openalex.org/W1493505771","https://openalex.org/W2108605716","https://openalex.org/W2074526596","https://openalex.org/W2169337913"],"abstract_inverted_index":{"Current":[0,28],"source":[1],"models":[2,38,140],"have":[3],"emerged":[4],"as":[5,87,144],"a":[6,15,74,99,128],"promising":[7],"technique":[8],"for":[9,19,147,159],"reducing":[10],"digital":[11],"cell":[12,131],"netlists":[13],"to":[14,46],"simpler":[16],"electrical":[17,49,164],"model":[18,61,111],"use":[20],"in":[21,39,56,82,102,134],"timing":[22],"and":[23,71,92,105,153],"other":[24],"applications.":[25],"The":[26,118,136],"Multiport":[27],"Source":[29],"Model":[30],"(MCSM)":[31],"is":[32,62,124],"one":[33],"of":[34,76,120],"the":[35,109,121,148,157],"most":[36],"general":[37],"this":[40,59,95],"class,":[41],"which":[42,79,112],"has":[43],"been":[44],"shown":[45],"handle":[47],"multiple":[48],"effects":[50],"including":[51],"multiple-input":[52],"switching":[53],"(MIS)":[54],"events":[55],"timing.":[57],"However,":[58],"new":[60,122,137],"hampered":[63],"by":[64],"two":[65],"major":[66],"problems:":[67],"port":[68],"characterization":[69,106],"runtime":[70,107],"accuracy":[72,104],"across":[73],"range":[75],"complicated":[77],"cells":[78],"are":[80],"deployed":[81],"advanced":[83],"microprocessor":[84],"design":[85],"such":[86],"complex":[88,142],"combinational":[89,143],"cells,":[90,152],"muxes,":[91],"sequentials.":[93],"In":[94],"paper":[96],"we":[97],"demonstrate":[98],"significant":[100],"leap":[101],"modeling":[103],"over":[108],"MCSM":[110],"effectively":[113],"eliminates":[114],"these":[115],"remaining":[116],"issues.":[117],"quality":[119],"approach":[123,138],"conclusively":[125],"demonstrated":[126],"on":[127,156],"comprehensive":[129],"45nm":[130],"library":[132],"currently":[133],"use.":[135],"accurately":[139],"both":[141],"well":[145],"as,":[146],"first":[149],"time,":[150],"sequential":[151],"puts":[154],"MCSMs":[155],"path":[158],"next":[160],"generation":[161],"gate":[162],"level":[163],"analysis.":[165]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}