{"id":"https://openalex.org/W3140553624","doi":"https://doi.org/10.1109/iccad.2007.4397318","title":"Methodology for low power test pattern generation using activity threshold control logic","display_name":"Methodology for low power test pattern generation using activity threshold control logic","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W3140553624","doi":"https://doi.org/10.1109/iccad.2007.4397318","mag":"3140553624"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2007.4397318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397318","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103430307","display_name":"Srivaths Ravi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Srivaths Ravi","raw_affiliation_strings":["Texas Instruments (India) Private Limited, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028487496","display_name":"V.R. Devanathan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. R. Devanathan","raw_affiliation_strings":["Texas Instruments (India) Private Limited, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028519358","display_name":"Rubin Parekhji","orcid":"https://orcid.org/0009-0000-6625-2786"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rubin Parekhji","raw_affiliation_strings":["Texas Instruments (India) Private Limited, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210109535"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"526","last_page":"529"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.876633882522583},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6330002546310425},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5842424631118774},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5412203669548035},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.4962659478187561},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48833605647087097},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47998473048210144},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4795758128166199},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.4532932937145233},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4499250650405884},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4413433372974396},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4189074635505676},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4141841232776642},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3620140552520752},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33064234256744385},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2440532147884369},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.13748100399971008},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.12299796938896179},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10771575570106506}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.876633882522583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6330002546310425},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5842424631118774},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5412203669548035},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.4962659478187561},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48833605647087097},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47998473048210144},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4795758128166199},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.4532932937145233},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4499250650405884},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4413433372974396},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4189074635505676},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4141841232776642},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3620140552520752},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33064234256744385},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2440532147884369},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.13748100399971008},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.12299796938896179},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10771575570106506},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2007.4397318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397318","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1557977552","https://openalex.org/W1559719544","https://openalex.org/W1568407911","https://openalex.org/W1843801354","https://openalex.org/W1966348745","https://openalex.org/W2001352955","https://openalex.org/W2119691242","https://openalex.org/W2132881562","https://openalex.org/W2136680550","https://openalex.org/W2168247232","https://openalex.org/W2538602038","https://openalex.org/W6641769569","https://openalex.org/W6680497249"],"related_works":["https://openalex.org/W2150335661","https://openalex.org/W4241661428","https://openalex.org/W2110728526","https://openalex.org/W2105794431","https://openalex.org/W1996761806","https://openalex.org/W2114645820","https://openalex.org/W2782226720","https://openalex.org/W1525968431","https://openalex.org/W2107291559","https://openalex.org/W2138454200"],"abstract_inverted_index":{"This":[0,56,133],"paper":[1,134],"proposes":[2],"a":[3,72,87],"new":[4],"technique":[5],"of":[6,42,60,68,165],"power-aware":[7],"test":[8,13,62,83],"pattern":[9,107,128],"generation,":[10],"wherein":[11],"the":[12,32,37,53,58,61,118,127,136,143,163],"mode":[14],"power":[15,27,84],"constraints":[16],"are":[17,159],"specified":[18],"using":[19],"pseudo":[20],"hardware":[21,144],"logic":[22],"functions":[23],"(referred":[24],"to":[25,36,81,86,109,126,161],"as":[26,65],"constraint":[28,99],"circuits)":[29],"that":[30],"augment":[31],"target":[33],"circuit":[34,100,145],"fed":[35],"ATPG":[38,49],"tool.":[39],"The":[40,48,97],"novelty":[41],"this":[43,166],"approach":[44],"is":[45,94],"three-fold:":[46],"(i)":[47],"tool":[50,130],"only":[51],"sees":[52],"enhanced":[54],"circuit.":[55],"influences":[57],"generation":[59,77,129],"cubes":[63,70],"themselves,":[64],"against":[66],"post-processing":[67],"these":[69],"for":[71,106,141],"given":[73],"pattern.":[74],"(ii)":[75],"Pattern":[76],"can":[78,101],"be":[79,103],"driven":[80],"minimize":[82],"according":[85],"programmable":[88],"switching":[89,115],"activity":[90],"threshold,":[91],"and":[92,146],"hence,":[93],"scalable.":[95],"(iii)":[96],"same":[98],"also":[102],"effectively":[104],"used":[105],"filtering":[108],"isolate":[110],"patterns":[111],"which":[112],"cause":[113],"high":[114],"activity.":[116],"Additionally,":[117],"proposed":[119],"method":[120],"does":[121],"not":[122],"require":[123],"any":[124],"changes":[125],"or":[131],"process.":[132],"describes":[135],"methodology,":[137],"together":[138],"with":[139],"techniques":[140],"realizing":[142],"specifying":[147],"thresholds.":[148],"Experimental":[149],"results":[150],"on":[151],"various":[152],"benchmark":[153],"circuits":[154],"(including":[155],"an":[156],"industrial":[157],"design)":[158],"presented":[160],"show":[162],"effectiveness":[164],"approach.":[167]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}