{"id":"https://openalex.org/W3141365301","doi":"https://doi.org/10.1109/iccad.2007.4397301","title":"Efficient path delay test generation based on stuck-at test generation using checker circuitry","display_name":"Efficient path delay test generation based on stuck-at test generation using checker circuitry","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W3141365301","doi":"https://doi.org/10.1109/iccad.2007.4397301","mag":"3141365301"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2007.4397301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397301","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076872212","display_name":"Tsuyoshi Iwagaki","orcid":null},"institutions":[{"id":"https://openalex.org/I177738480","display_name":"Japan Advanced Institute of Science and Technology","ror":"https://ror.org/03frj4r98","country_code":"JP","type":"education","lineage":["https://openalex.org/I177738480"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tsuyoshi Iwagaki","raw_affiliation_strings":["School of Information Science, Japan Advanced Institute of Science and Technology, Nomi, Ishikawa, Japan"],"affiliations":[{"raw_affiliation_string":"School of Information Science, Japan Advanced Institute of Science and Technology, Nomi, Ishikawa, Japan","institution_ids":["https://openalex.org/I177738480"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022717526","display_name":"Satoshi Ohtake","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Ohtake","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Kansai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Kansai, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112420841","display_name":"Mineo Kaneko","orcid":null},"institutions":[{"id":"https://openalex.org/I177738480","display_name":"Japan Advanced Institute of Science and Technology","ror":"https://ror.org/03frj4r98","country_code":"JP","type":"education","lineage":["https://openalex.org/I177738480"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mineo Kaneko","raw_affiliation_strings":["School of Information Science, Japan Advanced Institute of Science and Technology, Nomi, Ishikawa, Japan"],"affiliations":[{"raw_affiliation_string":"School of Information Science, Japan Advanced Institute of Science and Technology, Nomi, Ishikawa, Japan","institution_ids":["https://openalex.org/I177738480"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111955990","display_name":"Hideo Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideo Fujiwara","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Kansai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Kansai, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5076872212"],"corresponding_institution_ids":["https://openalex.org/I177738480"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.3368128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"cad 6","issue":null,"first_page":"418","last_page":"423"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8215246200561523},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7753185033798218},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6619759798049927},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6438300609588623},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5766500234603882},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5698954463005066},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.48042917251586914},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4758434295654297},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4429522752761841},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4294646680355072},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42702099680900574},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3636583685874939},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33900952339172363},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1334531605243683}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8215246200561523},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7753185033798218},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6619759798049927},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6438300609588623},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5766500234603882},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5698954463005066},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.48042917251586914},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4758434295654297},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4429522752761841},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4294646680355072},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42702099680900574},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3636583685874939},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33900952339172363},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1334531605243683},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2007.4397301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397301","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W1583304273","https://openalex.org/W1792138475","https://openalex.org/W2005319125","https://openalex.org/W2060683671","https://openalex.org/W2096146619","https://openalex.org/W2110134350","https://openalex.org/W2110164501","https://openalex.org/W2113853304","https://openalex.org/W2118744758","https://openalex.org/W2119691242","https://openalex.org/W2158586221","https://openalex.org/W4241059375","https://openalex.org/W4245307975","https://openalex.org/W6600530048","https://openalex.org/W6651787432"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2091533492","https://openalex.org/W2120257283","https://openalex.org/W2323083271","https://openalex.org/W2117563988","https://openalex.org/W2137555930"],"abstract_inverted_index":{"This":[0,53,110],"paper":[1,111],"proposes":[2],"an":[3],"approach":[4,79,97],"to":[5,22,45,58],"non-robust":[6],"and":[7,105,118,123],"functionally":[8],"sensitizable":[9],"path":[10,27,84,101],"delay":[11,28,85,102],"test":[12,17,64,70,86,103,124,131],"generation":[13,65,71,87,104,132],"through":[14],"stuck-":[15],"at":[16],"generation.":[18],"In":[19],"this":[20],"approach,":[21],"generate":[23],"two-pattern":[24],"tests":[25],"for":[26,49,89],"faults":[29],"in":[30,128],"a":[31,74,115],"combinational":[32,62,90],"circuit,":[33],"checker":[34,54],"circuitry":[35,55],"is":[36,39],"constructed":[37],"which":[38],"composed":[40],"of":[41,121],"logic":[42],"gates":[43],"corresponding":[44],"the":[46,51,77,83,96,119,129],"mandatory":[47],"assignments":[48],"detecting":[50],"faults.":[52],"allows":[56],"us":[57],"use":[59],"any":[60],"existing":[61],"stuck-at":[63,69],"tool.":[66],"Since":[67],"today\u2019s":[68],"tools":[72],"reach":[73],"mature":[75],"level,":[76],"proposed":[78,130],"can":[80,98,106],"efficiently":[81],"solve":[82],"problem":[88],"circuits.":[91],"Experimental":[92],"results":[93],"show":[94],"that":[95],"speed":[99],"up":[100],"improve":[107],"fault":[108],"efficiency.":[109],"also":[112],"discusses":[113],"how":[114],"scan":[116],"circuit":[117],"issues":[120],"over-testing":[122],"power":[125],"are":[126],"handled":[127],"framework.":[133]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}