{"id":"https://openalex.org/W4229572008","doi":"https://doi.org/10.1109/iccad.2007.4397292","title":"Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains","display_name":"Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W4229572008","doi":"https://doi.org/10.1109/iccad.2007.4397292"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2007.4397292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397292","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102783388","display_name":"Lei Cheng","orcid":"https://orcid.org/0009-0000-8196-6939"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lei Cheng","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin D.F. Wong","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, Champaign, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038450823","display_name":"Mike Hutton","orcid":"https://orcid.org/0009-0009-0139-7242"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Hutton","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067130210","display_name":"Jason Govig","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Govig","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102783388"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.95,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79491003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"12","issue":null,"first_page":"370","last_page":"375"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8979146480560303},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7463719248771667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7417460083961487},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6930211186408997},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5640302300453186},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.5339276790618896},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5085450410842896},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.48571571707725525},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4680599570274353},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4662230312824249},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.46265938878059387},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43733882904052734},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.436000257730484},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3349915146827698},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3292030096054077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3232591152191162},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10248377919197083},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10188853740692139},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09917977452278137}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8979146480560303},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7463719248771667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7417460083961487},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6930211186408997},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5640302300453186},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.5339276790618896},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5085450410842896},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.48571571707725525},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4680599570274353},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4662230312824249},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.46265938878059387},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43733882904052734},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.436000257730484},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3349915146827698},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3292030096054077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3232591152191162},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10248377919197083},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10188853740692139},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09917977452278137},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2007.4397292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397292","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1905608265","https://openalex.org/W1939287090","https://openalex.org/W1964360685","https://openalex.org/W1983141247","https://openalex.org/W2012426329","https://openalex.org/W2012902109","https://openalex.org/W2035561773","https://openalex.org/W2047294496","https://openalex.org/W2058438695","https://openalex.org/W2100196964","https://openalex.org/W2101572961","https://openalex.org/W2111620634","https://openalex.org/W2135694842","https://openalex.org/W2137874877","https://openalex.org/W2147270430","https://openalex.org/W2150787480","https://openalex.org/W2169394177","https://openalex.org/W4230400939","https://openalex.org/W4241249008","https://openalex.org/W6653968873","https://openalex.org/W6662240125","https://openalex.org/W6679773758","https://openalex.org/W6681752975"],"related_works":["https://openalex.org/W2003180247","https://openalex.org/W2116514610","https://openalex.org/W2032549010","https://openalex.org/W2144282137","https://openalex.org/W2391115906","https://openalex.org/W2292909929","https://openalex.org/W2117814846","https://openalex.org/W4380987687","https://openalex.org/W2112814021","https://openalex.org/W4380363361"],"abstract_inverted_index":{"Modern":[0],"FPGA":[1,23,102],"chips":[2],"contain":[3,13],"multiple":[4,14,60],"dedicated":[5],"clocking":[6,50],"networks,":[7],"because":[8],"nearly":[9],"all":[10],"real":[11],"designs":[12,28],"clock":[15],"domains.":[16,108],"In":[17],"this":[18,98],"paper,":[19],"we":[20],"present":[21],"an":[22],"technology":[24],"mapping":[25,87,103],"algorithm":[26,79,104,113,142],"targeting":[27],"with":[29,84,106,133],"multi-clock":[30,107],"domains":[31],"such":[32],"as":[33],"those":[34],"containing":[35],"multi-clocks,":[36],"multi-cycle":[37,134,147],"paths,":[38,135],"and":[39,58,73,126],"false":[40],"paths.":[41,148],"We":[42,52,70],"use":[43],"timing":[44,55,90],"constraints":[45],"to":[46,116,137],"handle":[47],"these":[48],"unique":[49],"issues.":[51],"work":[53],"on":[54,122],"constraint":[56,75],"graphs":[57],"process":[59,74],"arrival/required":[61],"times":[62],"for":[63,128],"each":[64],"node":[65],"in":[66],"the":[67,85,93,100],"gate-level":[68],"netlist.":[69],"also":[71],"recognize":[72],"conflicts":[76],"efficiently.":[77],"Our":[78],"produces":[80],"a":[81,129,138],"mapped":[82],"circuit":[83,118],"optimal":[86],"depth":[88],"under":[89],"constraints.":[91],"To":[92],"best":[94],"of":[95,131],"our":[96,112],"knowledge,":[97],"is":[99,114],"first":[101],"working":[105],"Experiments":[109],"show":[110],"that":[111,143],"able":[115],"improve":[117],"performance":[119],"by":[120],"16.8%":[121],"average":[123],"after":[124],"placement":[125],"routing":[127],"set":[130],"benchmarks":[132],"comparing":[136],"previously":[139],"published":[140],"depth-optimal":[141],"does":[144],"not":[145],"consider":[146]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}