{"id":"https://openalex.org/W4239323126","doi":"https://doi.org/10.1109/iccad.2007.4397290","title":"Combinational and sequential mapping with priority cuts","display_name":"Combinational and sequential mapping with priority cuts","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W4239323126","doi":"https://doi.org/10.1109/iccad.2007.4397290"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2007.4397290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397290","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101506137","display_name":"Sungmin Cho","orcid":"https://orcid.org/0000-0003-2308-7906"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sungmin Cho","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102897547","display_name":"Satrajit Chatterjee","orcid":"https://orcid.org/0000-0001-8135-8378"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satrajit Chatterjee","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Brayton","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110450560"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":4.2354,"has_fulltext":false,"cited_by_count":112,"citation_normalized_percentile":{"value":0.9420164,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"354","last_page":"361"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7865517139434814},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7575076818466187},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.7394394874572754},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7368463277816772},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5600947737693787},{"id":"https://openalex.org/keywords/laptop","display_name":"Laptop","score":0.5161482095718384},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5080976486206055},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4659498631954193},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4168583154678345},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39197540283203125}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7865517139434814},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7575076818466187},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.7394394874572754},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7368463277816772},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5600947737693787},{"id":"https://openalex.org/C2780008327","wikidata":"https://www.wikidata.org/wiki/Q3962","display_name":"Laptop","level":2,"score":0.5161482095718384},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5080976486206055},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4659498631954193},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4168583154678345},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39197540283203125},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2007.4397290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397290","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W295892697","https://openalex.org/W1905608265","https://openalex.org/W1985457698","https://openalex.org/W1994028288","https://openalex.org/W2021709993","https://openalex.org/W2025617772","https://openalex.org/W2035561773","https://openalex.org/W2105715355","https://openalex.org/W2150787480","https://openalex.org/W2159352256","https://openalex.org/W2171775842","https://openalex.org/W4211201338","https://openalex.org/W6610589289","https://openalex.org/W6677727613","https://openalex.org/W6685675756"],"related_works":["https://openalex.org/W2106178922","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W2125651818","https://openalex.org/W1984491986","https://openalex.org/W4239300123","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W1851795671","https://openalex.org/W2146663621"],"abstract_inverted_index":{"An":[0,91],"algorithm":[1,23,52,95],"for":[2,62,97],"technology":[3],"mapping":[4,16,73,128],"of":[5,27,36,41,49,74,82,93,105],"combinational":[6,127],"and":[7,13,43,47,58,84,109],"sequential":[8,98],"logic":[9],"networks":[10],"is":[11],"proposed":[12,51],"applied":[14],"to":[15,113,126],"into":[17],"K-input":[18,30],"lookup-tables":[19],"(K-LUTs).":[20],"The":[21,45],"new":[22],"avoids":[24],"the":[25,34,37,50,94,102],"hurdle":[26],"computing":[28,68],"all":[29,106],"cuts":[31],"while":[32],"preserving":[33],"quality":[35,71],"results,":[38],"in":[39,55,117],"terms":[40],"area":[42],"depth.":[44],"memory":[46],"runtime":[48],"are":[53],"linear":[54],"circuit":[56],"size":[57],"quite":[59],"affordable":[60],"even":[61],"large":[63],"industrial":[64],"designs.":[65],"For":[66],"example,":[67],"a":[69,88,120],"good":[70],"6-LUT":[72],"an":[75,114],"AIG":[76],"with":[77,119],"1M":[78],"nodes":[79],"takes":[80],"150Mb":[81],"RAM":[83],"1":[85],"minute":[86],"on":[87],"typical":[89],"laptop.":[90],"extension":[92],"allows":[96],"mapping,":[99],"which":[100],"searches":[101],"combined":[103],"space":[104],"possible":[107],"mappings":[108],"retimings.":[110],"This":[111],"leads":[112],"18\u201322%":[115],"improvement":[116],"depth":[118],"3\u20135%":[121],"LUT":[122],"count":[123],"penalty,":[124],"compared":[125],"followed":[129],"by":[130],"retiming.":[131]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":12},{"year":2023,"cited_by_count":17},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}