{"id":"https://openalex.org/W3140034169","doi":"https://doi.org/10.1109/iccad.2007.4397248","title":"Exploiting STI stress for performance","display_name":"Exploiting STI stress for performance","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W3140034169","doi":"https://doi.org/10.1109/iccad.2007.4397248","mag":"3140034169"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2007.4397248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397248","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["ECE Departments, University of California, San Diego, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Departments, University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075469133","display_name":"Puneet Sharma","orcid":"https://orcid.org/0000-0002-7522-6480"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Puneet Sharma","raw_affiliation_strings":["ECE Departments, University of California, San Diego, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Departments, University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084170591","display_name":"Rasit Onur Topaloglu","orcid":"https://orcid.org/0000-0001-8759-6959"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rasit O. Topaloglu","raw_affiliation_strings":["Advanced Micro Devices, Inc., USA","CSE, University of California, San Diego, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"CSE, University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7894978523254395},{"id":"https://openalex.org/keywords/shallow-trench-isolation","display_name":"Shallow trench isolation","score":0.7806360721588135},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.622111439704895},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.5714515447616577},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5437851548194885},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5151190161705017},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.483253538608551},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4624379575252533},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4566073417663574},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.4327073097229004},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4303587079048157},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42714256048202515},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30178990960121155},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22734317183494568},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.19014105200767517},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17589262127876282},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14634808897972107},{"id":"https://openalex.org/keywords/trench","display_name":"Trench","score":0.1215115487575531},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09894019365310669},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08091327548027039},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.07912591099739075}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7894978523254395},{"id":"https://openalex.org/C105066941","wikidata":"https://www.wikidata.org/wiki/Q1424524","display_name":"Shallow trench isolation","level":4,"score":0.7806360721588135},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.622111439704895},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.5714515447616577},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5437851548194885},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5151190161705017},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.483253538608551},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4624379575252533},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4566073417663574},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.4327073097229004},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4303587079048157},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42714256048202515},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30178990960121155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22734317183494568},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.19014105200767517},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17589262127876282},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14634808897972107},{"id":"https://openalex.org/C155310634","wikidata":"https://www.wikidata.org/wiki/Q1852785","display_name":"Trench","level":3,"score":0.1215115487575531},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09894019365310669},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08091327548027039},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.07912591099739075},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2007.4397248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2007.4397248","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1568613129","https://openalex.org/W1572222871","https://openalex.org/W1586836600","https://openalex.org/W1920929165","https://openalex.org/W1986370888","https://openalex.org/W2002257666","https://openalex.org/W2009846273","https://openalex.org/W2013318463","https://openalex.org/W2053908569","https://openalex.org/W2070768625","https://openalex.org/W2118783459","https://openalex.org/W2124222398","https://openalex.org/W2127605722","https://openalex.org/W2128613910","https://openalex.org/W2140232930","https://openalex.org/W2151269391","https://openalex.org/W2154606117","https://openalex.org/W2159342577","https://openalex.org/W2168207791","https://openalex.org/W2168765701","https://openalex.org/W2188986758","https://openalex.org/W2544454173","https://openalex.org/W6634996428","https://openalex.org/W6640142314","https://openalex.org/W6663621836","https://openalex.org/W6677835452","https://openalex.org/W6684522592","https://openalex.org/W6685006352","https://openalex.org/W6686866670"],"related_works":["https://openalex.org/W4249736473","https://openalex.org/W2130063349","https://openalex.org/W2526810544","https://openalex.org/W2140166667","https://openalex.org/W1967131664","https://openalex.org/W2145041440","https://openalex.org/W2109041168","https://openalex.org/W2167061927","https://openalex.org/W162881505","https://openalex.org/W2119373721"],"abstract_inverted_index":{"Starting":[0],"at":[1,177],"the":[2],"65":[3,68,139],"nm":[4,69,140],"node,":[5],"stress":[6,21,57,108,157,175],"engineering":[7],"to":[8,32,54,72,89,117,125,166],"improve":[9,160],"performance":[10,36,59,120],"of":[11,65,95,106,155,173,183],"transistors":[12],"has":[13],"been":[14,28],"a":[15,43,66,138,145],"major":[16],"industry":[17],"focus.":[18],"An":[19],"intrinsic":[20],"source":[22],"-shallow":[23],"trench":[24],"isolation":[25],"-has":[26],"not":[27],"fully":[29],"utilized":[30],"up":[31],"now":[33],"for":[34,58,79],"circuit":[35],"improvement.":[37,60],"In":[38],"this":[39],"paper,":[40],"we":[41,86],"present":[42,102],"new":[44],"methodology":[45],"that":[46],"combines":[47],"detailed":[48,114],"placement":[49,115],"and":[50,75,121,144,149,186],"active-layer":[51,122],"fill":[52,123],"insertion":[53,124],"exploit":[55],"STI":[56,70,80,91,107,156,174],"We":[61,100,129],"perform":[62,90],"process":[63],"simulation":[64],"production":[67,141],"technology":[71],"generate":[73],"mobility":[74],"delay":[76,93],"impact":[77],"models":[78],"stress.":[81],"Based":[82],"on":[83,133],"these":[84],"models,":[85],"are":[87],"able":[88],"stress-aware":[92],"analysis":[94],"critical":[96],"paths":[97],"using":[98,113],"SPICE.":[99],"then":[101],"our":[103,131],"timing-driven":[104,153],"optimization":[105,132,154],"in":[109,181],"standard":[110,146],"cell":[111,142],"designs,":[112],"perturbation":[116],"optimize":[118,126],"PMOS":[119],"NMOS":[127],"performance.":[128],"assess":[130],"small":[134],"designs":[135],"implemented":[136],"with":[137],"library":[143],"synthesis,":[147],"place":[148],"route":[150],"flow.":[151],"Our":[152],"impacts":[158],"can":[159],"clock":[161],"frequency":[162,169],"by":[163],"between":[164],"7%":[165],"11%.":[167],"The":[168],"improvement":[170],"through":[171],"exploitation":[172],"comes":[176],"practically":[178],"zero":[179],"cost":[180],"terms":[182],"design":[184],"area":[185],"wirelength.":[187]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":8}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}