{"id":"https://openalex.org/W4242760028","doi":"https://doi.org/10.1109/iccad.2005.1560207","title":"A cache-defect-aware code placement algorithm for improving the performance of processors","display_name":"A cache-defect-aware code placement algorithm for improving the performance of processors","publication_year":2005,"publication_date":"2005-12-22","ids":{"openalex":"https://openalex.org/W4242760028","doi":"https://doi.org/10.1109/iccad.2005.1560207"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2005.1560207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022726556","display_name":"Tohru Ishihara","orcid":"https://orcid.org/0000-0002-1650-9958"},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Ishihara","raw_affiliation_strings":["Advanced CAD Technology, Fujitsu Laboratories of America, Inc., Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced CAD Technology, Fujitsu Laboratories of America, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210094759"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007921216","display_name":"F. Fallah","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Fallah","raw_affiliation_strings":["Advanced CAD Technology, Fujitsu Laboratories of America, Inc., Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced CAD Technology, Fujitsu Laboratories of America, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210094759"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210094759"],"apc_list":null,"apc_paid":null,"fwci":1.1049,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79082231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"995","last_page":"1001"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8129684925079346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.771867036819458},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7639241218566895},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5215796828269958},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.517630398273468},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5077105760574341},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5037238001823425},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4344826340675354},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.4327279031276703},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.42373979091644287},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.41668701171875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34434399008750916},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17741024494171143}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8129684925079346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.771867036819458},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7639241218566895},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5215796828269958},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.517630398273468},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5077105760574341},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5037238001823425},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4344826340675354},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.4327279031276703},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.42373979091644287},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.41668701171875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34434399008750916},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17741024494171143},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2005.1560207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1702767802","https://openalex.org/W1994248530","https://openalex.org/W1997649574","https://openalex.org/W2021792911","https://openalex.org/W2042168588","https://openalex.org/W2056971515","https://openalex.org/W2059315682","https://openalex.org/W2074088899","https://openalex.org/W2100093263","https://openalex.org/W2117482747","https://openalex.org/W2117790850","https://openalex.org/W2118511308","https://openalex.org/W2121170171","https://openalex.org/W2123822874","https://openalex.org/W2130805340","https://openalex.org/W2158737060","https://openalex.org/W2162707747","https://openalex.org/W2166675154","https://openalex.org/W2169263481","https://openalex.org/W4233811735","https://openalex.org/W4234755100","https://openalex.org/W4238566657","https://openalex.org/W6649771571","https://openalex.org/W6684419612"],"related_works":["https://openalex.org/W2098406302","https://openalex.org/W2121191383","https://openalex.org/W2538519144","https://openalex.org/W1584415117","https://openalex.org/W2546991807","https://openalex.org/W2167303720","https://openalex.org/W2066160958","https://openalex.org/W1496086148","https://openalex.org/W2146079099","https://openalex.org/W1860107648"],"abstract_inverted_index":{"Yield":[0],"improvement":[1],"through":[2],"exploiting":[3],"fault-free":[4,36],"sections":[5,37],"of":[6,29,49,73,84,115,134],"defective":[7,78],"chips":[8],"is":[9,24,88],"a":[10,30,33,52,63,74,77],"well-known":[11],"technique":[12,67,92,106,124],"(Koren":[13],"and":[14,17],"Singh":[15],"(1990)":[16],"Stapper":[18],"et":[19],"al.":[20],"(1980)).":[21],"The":[22],"idea":[23],"to":[25,99,127],"partition":[26],"the":[27,47,70,82,89,95,105,109,123,129],"circuitry":[28],"chip":[31],"in":[32,132],"way":[34],"that":[35,104],"can":[38,107],"function":[39],"independently.":[40],"Many":[41],"fault":[42],"tolerant":[43],"techniques":[44],"for":[45],"improving":[46],"yield":[48],"processors":[50],"with":[51,76],"cache":[53,79,100,116],"memory":[54],"have":[55],"been":[56],"proposed.":[57],"In":[58,120],"this":[59,87],"paper,":[60],"we":[61],"propose":[62],"defect-aware":[64],"code":[65],"placement":[66],"which":[68,93],"offsets":[69,94],"performance":[71,96,110],"degradation":[72,97,111],"processor":[75],"memory.":[80],"To":[81],"best":[83],"our":[85],"knowledge,":[86],"first":[90],"compiler-based":[91],"due":[98],"defects.":[101],"Experiments":[102],"demonstrate":[103],"compensate":[108],"even":[112,131],"when":[113],"5%":[114],"lines":[117],"are":[118],"faulty.":[119],"some":[121],"cases":[122],"was":[125],"able":[126],"offset":[128],"impact":[130],"presence":[133],"25%":[135],"faulty":[136],"cache-lines.":[137]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}