{"id":"https://openalex.org/W4230491051","doi":"https://doi.org/10.1109/iccad.2005.1560166","title":"An escape routing framework for dense boards with high-speed design constraints","display_name":"An escape routing framework for dense boards with high-speed design constraints","publication_year":2005,"publication_date":"2005-12-22","ids":{"openalex":"https://openalex.org/W4230491051","doi":"https://doi.org/10.1109/iccad.2005.1560166"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2005.1560166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560166","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103071783","display_name":"Muhammet Mustafa \u00d6zdal","orcid":"https://orcid.org/0000-0002-6239-9622"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M.M. Ozdal","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.D.F. Wong","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063666197","display_name":"P. S. Honsinger","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.S. Honsinger","raw_affiliation_strings":["IBM Microelectronics, Hopewell Junction, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Hopewell Junction, NY, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103071783"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.5313,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.69220813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"759","last_page":"766"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7653312683105469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6292425394058228},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.48513469099998474},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.4796655476093292},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.47070571780204773},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44715118408203125},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.4467511773109436},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.443997323513031},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4264851212501526},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.41785550117492676},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3665662705898285},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3644552230834961},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3349747359752655},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3246214985847473},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2451481819152832},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2406810224056244},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23778364062309265},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23020124435424805},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.20513632893562317},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12905800342559814},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08672288060188293}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7653312683105469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6292425394058228},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.48513469099998474},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.4796655476093292},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.47070571780204773},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44715118408203125},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.4467511773109436},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.443997323513031},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4264851212501526},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.41785550117492676},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3665662705898285},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3644552230834961},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3349747359752655},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3246214985847473},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2451481819152832},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2406810224056244},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23778364062309265},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23020124435424805},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.20513632893562317},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12905800342559814},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08672288060188293}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2005.1560166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560166","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1505317030","https://openalex.org/W1555450080","https://openalex.org/W1598536440","https://openalex.org/W2003388450","https://openalex.org/W2043222823","https://openalex.org/W2051390777","https://openalex.org/W2088936927","https://openalex.org/W2100265835","https://openalex.org/W2145374250","https://openalex.org/W2752885492","https://openalex.org/W4237638069","https://openalex.org/W6672746706","https://openalex.org/W6675231817"],"related_works":["https://openalex.org/W2155675690","https://openalex.org/W1964677779","https://openalex.org/W2398519252","https://openalex.org/W3002779172","https://openalex.org/W2129468521","https://openalex.org/W2110346573","https://openalex.org/W2391887037","https://openalex.org/W4280560843","https://openalex.org/W3195862770","https://openalex.org/W2116110120"],"abstract_inverted_index":{"Shrinking":[0],"transistor":[1],"sizes,":[2],"increasing":[3],"circuit":[4],"complexities,":[5],"and":[6,94],"high":[7],"clock":[8],"frequencies":[9],"bring":[10],"new":[11],"board":[12],"routing":[13,22,33,49],"challenges":[14],"that":[15,60,98],"cannot":[16],"be":[17],"handled":[18],"effectively":[19],"by":[20,111],"traditional":[21],"algorithms.":[23],"Many":[24],"high-end":[25],"designs":[26],"in":[27,65],"the":[28,37,61,66,81,102],"industry":[29],"today":[30],"require":[31],"manual":[32],"efforts,":[34],"which":[35],"increases":[36],"design":[38,78],"cycle":[39],"times":[40],"considerably.":[41],"In":[42],"this":[43,84],"paper,":[44],"we":[45],"propose":[46],"an":[47],"escape":[48],"algorithm":[50,92,100],"to":[51,75],"route":[52],"nets":[53],"within":[54,80],"multiple":[55],"dense":[56],"components":[57],"simultaneously":[58],"so":[59],"number":[62],"of":[63,83,105],"crossings":[64],"intermediate":[67],"area":[68],"is":[69],"minimized.":[70],"We":[71],"also":[72],"show":[73,97],"how":[74],"handle":[76],"high-speed":[77],"constraints":[79],"framework":[82],"algorithm.":[85],"Experimental":[86],"comparisons":[87],"with":[88],"a":[89],"recently":[90],"proposed":[91],"(Ozdal":[93],"Wong,":[95],"2004)":[96],"our":[99],"reduces":[101],"via":[103],"requirements":[104],"industrial":[106],"test":[107],"cases":[108],"on":[109],"average":[110],"39%.":[112]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}