{"id":"https://openalex.org/W4232019485","doi":"https://doi.org/10.1109/iccad.2005.1560135","title":"Practical techniques to reduce skew and its variations in buffered clock networks","display_name":"Practical techniques to reduce skew and its variations in buffered clock networks","publication_year":2005,"publication_date":"2005-12-22","ids":{"openalex":"https://openalex.org/W4232019485","doi":"https://doi.org/10.1109/iccad.2005.1560135"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2005.1560135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560135","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101577886","display_name":"Ganesh Venkataraman","orcid":"https://orcid.org/0009-0005-4007-8309"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"G. Venkataraman","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022632503","display_name":"Nikhil Jayakumar","orcid":"https://orcid.org/0000-0003-3671-0058"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Jayakumar","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432645","display_name":"Peng Li","orcid":"https://orcid.org/0000-0002-1444-8928"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Khatri","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101577886"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":5.8445,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.967124,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"592","last_page":"596"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.9022818803787231},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8772013783454895},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7216721177101135},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6701248288154602},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6365453004837036},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5469087958335876},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5412085056304932},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.44430434703826904},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.42346665263175964},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3110390603542328},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19990968704223633},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18083885312080383},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.13517910242080688},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13505420088768005},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07271340489387512},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.0709703266620636}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.9022818803787231},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8772013783454895},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7216721177101135},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6701248288154602},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6365453004837036},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5469087958335876},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5412085056304932},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.44430434703826904},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.42346665263175964},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3110390603542328},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19990968704223633},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18083885312080383},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.13517910242080688},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13505420088768005},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07271340489387512},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0709703266620636},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2005.1560135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560135","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1557838043","https://openalex.org/W1558331362","https://openalex.org/W2002982872","https://openalex.org/W2023981464","https://openalex.org/W2085296039","https://openalex.org/W2115468286","https://openalex.org/W2116021798","https://openalex.org/W2116259070","https://openalex.org/W2122944491","https://openalex.org/W2124891222","https://openalex.org/W2126564504","https://openalex.org/W2133916137","https://openalex.org/W2136768070","https://openalex.org/W2154363431","https://openalex.org/W2154941994","https://openalex.org/W4241169136","https://openalex.org/W6633599133","https://openalex.org/W6651062404","https://openalex.org/W6678664461"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W1999924508","https://openalex.org/W2556166322","https://openalex.org/W4249038728","https://openalex.org/W2116259070","https://openalex.org/W2144282137","https://openalex.org/W4230501858"],"abstract_inverted_index":{"Clock":[0],"skew":[1,23,105,110],"is":[2,16,81],"becoming":[3],"increasingly":[4],"difficult":[5],"to":[6,9,34,114],"control":[7],"due":[8],"variations.":[10,24,93],"Link":[11],"based":[12,28,57,85],"non-tree":[13,58,74],"clock":[14,22,36,75],"distribution":[15],"a":[17,119],"cost-effective":[18],"technique":[19,31],"for":[20,61],"reducing":[21],"However,":[25],"previous":[26],"works":[27],"on":[29,116,121],"this":[30,47],"were":[32],"limited":[33],"unbuffered":[35],"networks":[37,76],"and":[38,53,68,125],"neglected":[39],"spatial":[40,90],"correlations":[41,91],"in":[42,72],"the":[43,55,103,109,122],"experimental":[44,95],"validation.":[45],"In":[46],"work,":[48],"we":[49],"overcome":[50],"these":[51],"shortcomings":[52],"make":[54],"link":[56],"approach":[59,80,100],"feasible":[60],"realistic":[62],"designs.":[63],"The":[64,94],"short":[65],"circuit":[66],"risk":[67],"multi-driver":[69],"delay":[70],"issues":[71],"buffered":[73],"are":[77],"investigated.":[78],"Our":[79],"validated":[82],"with":[83,118],"SPICE":[84],"Monte":[86],"Carlo":[87],"simulations,":[88],"considering":[89],"among":[92],"results":[96],"show":[97],"that":[98],"our":[99],"can":[101],"reduce":[102],"maximal":[104],"by":[106],"47%,":[107],"improve":[108],"yield":[111],"from":[112],"15%":[113],"73%":[115],"average":[117],"decrease":[120],"total":[123],"wire":[124],"buffer":[126],"capacitance.":[127]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}