{"id":"https://openalex.org/W4243059613","doi":"https://doi.org/10.1109/iccad.2005.1560132","title":"Statistical timing analysis driven post-silicon-tunable clock-tree synthesis","display_name":"Statistical timing analysis driven post-silicon-tunable clock-tree synthesis","publication_year":2005,"publication_date":"2005-12-22","ids":{"openalex":"https://openalex.org/W4243059613","doi":"https://doi.org/10.1109/iccad.2005.1560132"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2005.1560132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560132","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041163621","display_name":"Jeng-Liang Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jeng-Liang Tsai","raw_affiliation_strings":["Department fo Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department fo Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065606390","display_name":"Lizheng Zhang","orcid":"https://orcid.org/0009-0005-8836-5593"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lizheng Zhang","raw_affiliation_strings":["Department fo Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department fo Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110214866","display_name":"Charlie Chung\u2010Ping Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charlie Chung-Ping Chen","raw_affiliation_strings":["Department fo Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department fo Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041163621"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":4.0406,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.94519016,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":null,"first_page":"575","last_page":"581"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7268630266189575},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7209745049476624},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.650967538356781},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6294378638267517},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5553457140922546},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5383136868476868},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5346758961677551},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.484454870223999},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.45476821064949036},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.44842958450317383},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4375618100166321},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4276219606399536},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4034798741340637},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3908776640892029},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3794603645801544},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30295753479003906},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2714400887489319},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1996927261352539},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13154208660125732},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08574816584587097},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.0717364251613617},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.06625500321388245}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7268630266189575},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7209745049476624},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.650967538356781},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6294378638267517},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5553457140922546},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5383136868476868},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5346758961677551},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.484454870223999},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.45476821064949036},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.44842958450317383},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4375618100166321},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4276219606399536},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4034798741340637},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3908776640892029},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3794603645801544},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30295753479003906},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2714400887489319},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1996927261352539},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13154208660125732},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08574816584587097},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0717364251613617},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.06625500321388245},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2005.1560132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560132","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1514437667","https://openalex.org/W1558331362","https://openalex.org/W1938797020","https://openalex.org/W2002982872","https://openalex.org/W2077278144","https://openalex.org/W2118625817","https://openalex.org/W2127470768","https://openalex.org/W2128452997","https://openalex.org/W2138548848","https://openalex.org/W2163262735","https://openalex.org/W2166751677","https://openalex.org/W2168126808","https://openalex.org/W2173972090","https://openalex.org/W2734870733","https://openalex.org/W4237955880","https://openalex.org/W4253856301","https://openalex.org/W6630623413","https://openalex.org/W6633599133","https://openalex.org/W6641884055","https://openalex.org/W6651062404","https://openalex.org/W6678664461","https://openalex.org/W6684879859","https://openalex.org/W6741320478"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2144282137","https://openalex.org/W3006003651","https://openalex.org/W2165139624","https://openalex.org/W2127892766"],"abstract_inverted_index":{"Process":[0],"variations":[1],"cause":[2,54],"significant":[3,55],"timing":[4,17],"uncertainty":[5,18],"and":[6,57,74,80],"yield":[7],"degradation":[8],"in":[9],"deep":[10],"sub-micron":[11],"technologies.":[12],"A":[13],"solution":[14],"to":[15,66,85,102,123,137],"counter":[16],"is":[19],"post-silicon":[20],"clock":[21,35,43,69,92,133],"tuning.":[22],"Existing":[23],"design":[24,139],"approaches":[25],"for":[26,37],"post-silicon-tunable":[27],"(PST)":[28],"clock-tree":[29,79],"synthesis":[30],"usually":[31],"insert":[32,67],"a":[33,50,78,82,108,124,128],"PST":[34,42,68,91,109],"buffer":[36,93,134],"each":[38],"flip-flop":[39],"or":[40,127],"put":[41],"buffers":[44,70],"across":[45],"an":[46],"entire":[47],"level":[48],"of":[49,77,89,107,131],"clock-tree.":[51,110],"This":[52],"can":[53],"over-design":[56],"long":[58],"tuning":[59],"time.":[60],"In":[61],"this":[62],"paper,":[63],"we":[64],"propose":[65],"at":[71],"both":[72],"internal":[73],"leaf":[75],"nodes":[76],"use":[81],"bottom-up":[83],"algorithm":[84],"reduce":[86,103],"the":[87,104],"number":[88,130],"candidate":[90],"locations.":[94],"We":[95],"then":[96],"provide":[97],"two":[98],"statistical-timing-driven":[99],"optimization":[100],"algorithms":[101,120],"hardware":[105],"cost":[106],"Experimental":[111],"results":[112],"on":[113],"ISCAS89":[114],"benchmark":[115],"circuits":[116],"show":[117],"that":[118],"our":[119],"achieve":[121],"up":[122],"90%":[125,129],"area":[126],"tunable":[132],"reductions":[135],"compared":[136],"existing":[138],"methods.":[140]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}