{"id":"https://openalex.org/W4249832276","doi":"https://doi.org/10.1109/iccad.2005.1560090","title":"Flip-flop insertion with shifted-phase clocks for FPGA power reduction","display_name":"Flip-flop insertion with shifted-phase clocks for FPGA power reduction","publication_year":2005,"publication_date":"2005-12-22","ids":{"openalex":"https://openalex.org/W4249832276","doi":"https://doi.org/10.1109/iccad.2005.1560090"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2005.1560090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560090","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036788732","display_name":"Hyeonmin Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyeonmin Lim","raw_affiliation_strings":["School of CSE, Seoul National University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of CSE, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085535998","display_name":"Kyungsoo Lee","orcid":"https://orcid.org/0000-0002-3266-6179"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungsoo Lee","raw_affiliation_strings":["School of CSE, Seoul National University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of CSE, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032407491","display_name":"Youngjin Cho","orcid":"https://orcid.org/0000-0001-8106-3713"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngjin Cho","raw_affiliation_strings":["School of CSE, Seoul National University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of CSE, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012573428","display_name":"Naehyuck Chang","orcid":"https://orcid.org/0000-0003-3288-8174"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Naehyuck Chang","raw_affiliation_strings":["School of CSE, Seoul National University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of CSE, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0893,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79222135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"335","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.8626540899276733},{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.7198837399482727},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6828688979148865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6381447315216064},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5437324047088623},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.538114607334137},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5093261003494263},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4843548536300659},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4731028079986572},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4726383090019226},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.46992385387420654},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4673018455505371},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4137868881225586},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40944886207580566},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3684021830558777},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33211982250213623},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2674556374549866},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21413949131965637},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2094237208366394},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13856512308120728},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09261810779571533}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.8626540899276733},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.7198837399482727},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6828688979148865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6381447315216064},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5437324047088623},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.538114607334137},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5093261003494263},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4843548536300659},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4731028079986572},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4726383090019226},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.46992385387420654},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4673018455505371},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4137868881225586},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40944886207580566},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3684021830558777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33211982250213623},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2674556374549866},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21413949131965637},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2094237208366394},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13856512308120728},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09261810779571533},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2005.1560090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560090","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2013409221","https://openalex.org/W2023075074","https://openalex.org/W2030094243","https://openalex.org/W2045652876","https://openalex.org/W2109842437","https://openalex.org/W2129539030","https://openalex.org/W2137917061","https://openalex.org/W2146589686","https://openalex.org/W2170510975","https://openalex.org/W3143654744","https://openalex.org/W3149866969","https://openalex.org/W4235218605","https://openalex.org/W4250939969","https://openalex.org/W6679463175"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2090213929","https://openalex.org/W2559451387","https://openalex.org/W2109087835","https://openalex.org/W2127892766","https://openalex.org/W2165139624","https://openalex.org/W2169618112","https://openalex.org/W2617666058","https://openalex.org/W4386173086"],"abstract_inverted_index":{"Although":[0],"the":[1,33,71,75,91,99,105,136,139,178,182,194,204,213],"LUT":[2],"(look-up":[3],"table)":[4],"size":[5],"of":[6,21,47,77,156,193,206,215],"FPGAs":[7,152],"has":[8],"been":[9],"optimized":[10],"for":[11,98,150,167],"general":[12],"applications,":[13],"complicated":[14],"designs":[15],"may":[16],"contain":[17],"a":[18,41,67,114,144],"large":[19],"number":[20],"cascaded":[22],"LUTs":[23,78],"between":[24,50],"flip-flops.":[25],"This":[26,38,82],"results":[27],"in":[28,138],"unwanted":[29],"glitch":[30,56,145,210],"propagation":[31,57,148],"along":[32],"LUTs,":[34],"and":[35,58,79,102,109,121,147,170,209,212],"wastes":[36],"power.":[37,197],"paper":[39],"proposes":[40],"flip-flop":[42,63,125,134,168],"insertion,":[43],"we":[44],"propose":[45,164],"insertion":[46,126,169],"new":[48,62,100,133],"flip-flops":[49,53],"adjacent":[51],"existing":[52],"to":[54,191],"minimize":[55],"power":[59,216],"loss.":[60],"Each":[61],"is":[64,83,127],"timed":[65],"by":[66],"phase-shifted":[68],"clock":[69,93,97,119,171,207],"with":[70,181],"phase":[72,172],"calculated":[73],"from":[74,85,113],"delays":[76,137,158],"routing":[80],"paths.":[81],"different":[84],"traditional":[86],"retiming":[87,117],"methods":[88],"that":[89,153,186],"use":[90],"original":[92,106],"or":[94],"an":[95,128],"180-degree":[96],"flip-flops,":[101,184],"thus":[103],"alters":[104],"pipeline":[107],"structure":[108],"synchronization.":[110],"We":[111,141,163,198],"start":[112],"post-layout":[115],"design,":[116],"its":[118],"frequency":[120],"timing":[122],"behavior.":[123],"Multiple":[124],"NP-complete":[129],"problem":[130],"because":[131],"each":[132],"affects":[135],"design.":[140],"have":[142,199],"devised":[143],"generation":[146],"model":[149],"LUT-based":[151],"take":[154],"account":[155],"path":[157],"while":[159],"supporting":[160],"reasonable":[161],"complexity.":[162],"effective":[165],"heuristics":[166],"selection.":[173],"Full-chip":[174],"measurements,":[175],"including":[176],"all":[177],"overheads":[179],"associated":[180],"inserted":[183],"show":[185],"our":[187,201],"approach":[188],"shows":[189],"up":[190],"38%":[192],"total":[195],"dynamic":[196],"analyzed":[200],"scheme,":[202],"showing":[203],"mechanics":[205],"assignment":[208],"minimization,":[211],"sources":[214],"reduction.":[217]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}