{"id":"https://openalex.org/W4243512084","doi":"https://doi.org/10.1109/iccad.2005.1560055","title":"Fast and efficient phase conflict detection and correction in standard-cell layouts","display_name":"Fast and efficient phase conflict detection and correction in standard-cell layouts","publication_year":2005,"publication_date":"2005-12-22","ids":{"openalex":"https://openalex.org/W4243512084","doi":"https://doi.org/10.1109/iccad.2005.1560055"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2005.1560055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560055","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072428266","display_name":"C. Chiang","orcid":"https://orcid.org/0000-0001-9635-3385"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. Chiang","raw_affiliation_strings":["Advanced Technology Group, Synopsys, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Advanced Technology Group, Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.B. Kahng","raw_affiliation_strings":["University of California, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086478143","display_name":"Soham Sinha","orcid":"https://orcid.org/0000-0001-8598-0543"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Sinha","raw_affiliation_strings":["Advanced Technology Group, Synopsys, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Advanced Technology Group, Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044233223","display_name":"Xiaosi Xu","orcid":"https://orcid.org/0000-0002-4894-8322"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"X. Xu","raw_affiliation_strings":["University of California, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072428266"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":5.3132,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.96129951,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6984807252883911},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6634566783905029},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5685720443725586},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5122827887535095},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.508906364440918},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5029188990592957},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.48129168152809143},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.47557535767555237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21786442399024963},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19540885090827942},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15723499655723572}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6984807252883911},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6634566783905029},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5685720443725586},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5122827887535095},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.508906364440918},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5029188990592957},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.48129168152809143},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.47557535767555237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21786442399024963},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19540885090827942},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15723499655723572},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2005.1560055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560055","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1972542956","https://openalex.org/W1991904134","https://openalex.org/W1996818800","https://openalex.org/W2010106809","https://openalex.org/W2044514403","https://openalex.org/W2103860890","https://openalex.org/W2132089780","https://openalex.org/W2132886658","https://openalex.org/W2134779330","https://openalex.org/W2140338445","https://openalex.org/W2180401697","https://openalex.org/W4211015501","https://openalex.org/W4246973219","https://openalex.org/W6722013168"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"Alternating-aperture":[0],"phase":[1,103,136,154,228,245],"shift":[2],"masking":[3],"(AAPSM),":[4],"a":[5,99,125,132,142,146,178,183],"form":[6],"of":[7,85,102,135,162,206,212],"strong":[8],"resolution":[9],"enhancement":[10],"technology":[11,25,28],"(RET)":[12],"is":[13,42,65,190,215,234],"used":[14],"to":[15,78,81,97,105,130],"image":[16],"critical":[17,47],"features":[18,48],"on":[19,32],"the":[20,33,43,55,83,165,169,196,200,204,218,260],"polysilicon":[21],"layer":[22],"at":[23],"smaller":[24],"nodes.":[26],"This":[27,118,192],"imposes":[29],"additional":[30],"constraints":[31],"layouts":[34,88],"beyond":[35],"traditional":[36],"design":[37],"rules.":[38],"Of":[39],"particular":[40],"note":[41],"requirement":[44],"that":[45,89,259],"all":[46,244],"be":[49,79,106],"flanked":[50],"by":[51],"opposite-phase":[52],"shifters,":[53],"while":[54,198],"shifters":[56,76],"obey":[57],"minimum":[58],"width":[59],"and":[60,185],"spacing":[61],"requirements.":[62],"A":[63,221],"layout":[64,148,223,239],"called":[66],"phase-assignable":[67,143,269],"if":[68],"it":[69,176],"satisfies":[70],"this":[71,163],"requirement.":[72],"Phase":[73],"conflicts":[74,104,155,229,246],"between":[75],"have":[77],"removed":[80],"enable":[82],"use":[84],"AAPSM":[86],"for":[87,151,168,226,264],"air":[90],"not":[91,174],"phase-assignable.":[92],"Previous":[93],"work":[94],"has":[95,120],"sought":[96],"detect":[98,131],"suitable":[100],"set":[101,134],"removed,":[107],"as":[108,110,113,115,177],"well":[109,114],"correct":[111,116],"them":[112],"them.":[117],"paper":[119],"two":[121],"key":[122],"contributions:":[123],"(1)":[124],"new":[126,219,222],"computationally":[127,187],"efficient":[128,188],"approach":[129],"minimal":[133],"conflicts,":[137],"which":[138],"when":[139],"corrected":[140],"produces":[141],"layout;":[144],"(2)":[145],"novel":[147],"modification":[149,224,240],"scheme":[150,225,241],"correcting":[152,227],"these":[153],"in":[156,230,247,254],"standard-cell":[157,232,249,267],"blocks.":[158],"Unlike":[159],"previous":[160],"formulations":[161],"problem,":[164],"proposed":[166,238],"solution":[167],"conflict":[170],"detection":[171],"problem":[172],"does":[173],"frame":[175],"graph":[179],"bipartization":[180],"problem.":[181],"Instead,":[182],"simpler":[184],"more":[186],"reduction":[189],"proposed.":[191,236],"simplification":[193],"greatly":[194],"improves":[195],"runtime,":[197],"maintaining":[199],"same":[201],"improvements":[202],"ill":[203],"quality":[205],"results.":[207],"An":[208],"average":[209],"runtime":[210],"speedup":[211],"5.9/spl":[213],"times/":[214],"achieved":[216],"using":[217],"flow.":[220],"large":[231,248],"blocks":[233,250,268],"also":[235],"The":[237],"can":[242],"handle":[243],"with":[251],"small":[252],"increases":[253],"area.":[255],"Our":[256],"experiments":[257],"show":[258],"percentage":[261],"area":[262],"increase":[263],"making":[265],"typical":[266],"ranges":[270],"from":[271],"3.4-9.1%.":[272]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}