{"id":"https://openalex.org/W4241106279","doi":"https://doi.org/10.1109/iccad.2005.1560034","title":"FPGA device and architecture evaluation considering process variations","display_name":"FPGA device and architecture evaluation considering process variations","publication_year":2005,"publication_date":"2005-12-22","ids":{"openalex":"https://openalex.org/W4241106279","doi":"https://doi.org/10.1109/iccad.2005.1560034"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2005.1560034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560034","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102150893","display_name":"Ho-Yan Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ho-Yan Wong","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104049811","display_name":"Lerong Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lerong Cheng","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103416974","display_name":"Yan Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Lin","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100306759","display_name":"He Lei","orcid":"https://orcid.org/0009-0006-2098-9727"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8285923004150391},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8106740713119507},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.800620436668396},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5664862990379333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4832671284675598},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.44986438751220703},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44851166009902954},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4182833433151245},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40735065937042236},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32211560010910034},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3007580637931824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2933821678161621},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20316967368125916},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11797860264778137}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8285923004150391},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8106740713119507},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.800620436668396},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5664862990379333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4832671284675598},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.44986438751220703},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44851166009902954},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4182833433151245},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40735065937042236},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32211560010910034},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3007580637931824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2933821678161621},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20316967368125916},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11797860264778137},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2005.1560034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2005.1560034","pdf_url":null,"source":{"id":"https://openalex.org/S4363608058","display_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2007049691","https://openalex.org/W2035894108","https://openalex.org/W2045726766","https://openalex.org/W2121334524","https://openalex.org/W2121536510","https://openalex.org/W2131910889","https://openalex.org/W2144915188","https://openalex.org/W2157210245","https://openalex.org/W4241239131","https://openalex.org/W4245052796"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4239932082","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2981277743","https://openalex.org/W2460159704"],"abstract_inverted_index":{"Process":[0],"variations":[1,23,43,66],"in":[2,24],"nanometer":[3],"technologies":[4],"are":[5,54],"becoming":[6],"an":[7],"important":[8],"issue":[9],"for":[10],"cutting-edge":[11],"FPGAs":[12],"with":[13],"a":[14,108],"multi-million":[15],"gate":[16,31],"capacity.":[17],"Considering":[18],"both":[19,84],"die-to-die":[20],"and":[21,30,41,61,64,73,86,89,97,111,125,127,164,182],"within-die":[22],"effective":[25],"channel":[26],"length,":[27],"threshold":[28],"voltage,":[29],"oxide":[32],"thickness,":[33],"we":[34],"first":[35,176],"develop":[36],"closed-form":[37],"models":[38,53,82,92],"of":[39,170],"leakage":[40,63,85,121,131,145,163],"timing":[42,87,153,165],"at":[44],"the":[45,62,104,143,151,160,168,175],"FPGA":[46,95,110,180],"chip":[47],"level.":[48],"Experiments":[49],"show":[50,137],"that":[51,138],"our":[52,171],"within":[55],"3%":[56],"from":[57,114],"Monte":[58],"Carlo":[59],"simulation,":[60],"delay":[65],"can":[67],"be":[68],"up":[69],"to":[70,93,103,107],"3/spl":[71],"times/":[72],"1.9/spl":[74],"times/,":[75],"respectively.":[76],"We":[77,135],"then":[78],"derive":[79],"analytical":[80],"yield":[81,122,132],"considering":[83,185],"variations,":[88],"use":[90],"such":[91],"evaluate":[94],"device":[96,112,117,128,181],"architecture":[98,105,126,183],"under":[99],"process":[100,186],"variations.":[101,187],"Compared":[102],"similar":[106],"commercial":[109],"setting":[113],"ITRS":[115],"roadmap,":[116],"tuning":[118],"alone":[119],"improves":[120],"by":[123,133],"39%":[124],"co-optimization":[129],"increases":[130],"73%.":[134],"also":[136],"LUT":[139,147,156],"size":[140,148,157],"4":[141],"gives":[142,150],"highest":[144,152],"yield,":[146,154],"7":[149],"but":[155],"5":[158],"achieves":[159],"maximum":[161],"combined":[162],"yield.":[166],"To":[167],"best":[169],"knowledge,":[172],"this":[173],"is":[174],"in-depth":[177],"study":[178],"on":[179],"co-evaluation":[184]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}