{"id":"https://openalex.org/W1568110303","doi":"https://doi.org/10.1109/iccad.2004.1382705","title":"How to bridge the abstraction gap in system level modeling and design","display_name":"How to bridge the abstraction gap in system level modeling and design","publication_year":2005,"publication_date":"2005-02-22","ids":{"openalex":"https://openalex.org/W1568110303","doi":"https://doi.org/10.1109/iccad.2004.1382705","mag":"1568110303"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2004.1382705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074495062","display_name":"Arie Bernstein","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IL","US"],"is_corresponding":true,"raw_author_name":"A. Bernstein","raw_affiliation_strings":["Intel Corp., Israel","Intel Corporation Haifa Israel"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Israel","institution_ids":["https://openalex.org/I4210104622"]},{"raw_affiliation_string":"Intel Corporation Haifa Israel","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103253328","display_name":"Mark Burton","orcid":"https://orcid.org/0009-0003-6501-637X"},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]},{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"M. Burton","raw_affiliation_strings":["ARM, UK","[Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA]"],"affiliations":[{"raw_affiliation_string":"ARM, UK","institution_ids":["https://openalex.org/I2801109035"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA]","institution_ids":["https://openalex.org/I32971472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024171986","display_name":"Frank Ghenassia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["FR","JP"],"is_corresponding":false,"raw_author_name":"F. Ghenassia","raw_affiliation_strings":["STMicroelectronics, France","Fujitsu Ltd.,Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"Fujitsu Ltd.,Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]}],"institutions":[],"countries_distinct_count":5,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074495062"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"],"apc_list":null,"apc_paid":null,"fwci":1.5469,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.82886905,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"910","last_page":"914"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9014781713485718},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8282778859138489},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.7667111158370972},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6901476979255676},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5783923864364624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5233556628227234},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5112507343292236},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5013992786407471},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4864656627178192},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4834802746772766},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.4773938059806824},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4700046181678772},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44541433453559875},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4449441730976105},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.440387487411499},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43866753578186035},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.415166974067688},{"id":"https://openalex.org/keywords/embedded-software","display_name":"Embedded software","score":0.41083824634552},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.35140714049339294},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26637834310531616},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.23092466592788696},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22006291151046753}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9014781713485718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8282778859138489},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.7667111158370972},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6901476979255676},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5783923864364624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5233556628227234},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5112507343292236},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5013992786407471},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4864656627178192},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4834802746772766},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.4773938059806824},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4700046181678772},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44541433453559875},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4449441730976105},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.440387487411499},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43866753578186035},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.415166974067688},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.41083824634552},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.35140714049339294},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26637834310531616},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.23092466592788696},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22006291151046753},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2004.1382705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W45650200","https://openalex.org/W1583548393","https://openalex.org/W1585971644","https://openalex.org/W2148740615"],"related_works":["https://openalex.org/W2044903879","https://openalex.org/W2358360848","https://openalex.org/W2359402975","https://openalex.org/W2135756607","https://openalex.org/W2064041187","https://openalex.org/W4255789569","https://openalex.org/W2161390130","https://openalex.org/W3150501139","https://openalex.org/W2397505782","https://openalex.org/W1491441517"],"abstract_inverted_index":{"As":[0],"more":[1,3,108],"and":[2,5,22,27,44,53,63,69,96,118,124,215,248],"processors":[4],"subsystems":[6],"are":[7,65,94],"integrated":[8],"in":[9,67,184],"a":[10,83,202],"single":[11],"system,":[12],"the":[13,37,127,144,154,162,171,189,196,208,211],"verification":[14,26,130,139,145],"bottleneck":[15],"is":[16,48,111,164,181,207,221],"driving":[17],"designers":[18],"away":[19],"from":[20],"RTL":[21],"RTL-like":[23],"strategies":[24],"for":[25,132,137,143,170,210,244],"design":[28,87,92,152],"to":[29,50,104,114,119,182,222],"higher":[30],"abstraction":[31,80],"levels.":[32],"Increasing":[33],"system":[34,245],"complexity":[35],"at":[36,76,98,228],"other":[38],"hand":[39],"requires":[40],"much":[41],"faster":[42],"simulation":[43,116,205],"analysis":[45],"tools.":[46],"This":[47,166],"leading":[49],"new":[51],"standards":[52],"tools":[54],"around":[55],"transaction":[56,177,192,225],"level":[57,178,193,226,246],"modeling.":[58],"Languages":[59],"such":[60],"as":[61,140,142],"SystemC":[62,123],"SystemVerilog":[64,125],"rich":[66],"behavioral":[68],"structural":[70],"constructs":[71],"which":[72,239],"enable":[73],"modeling":[74,179,247],"designs":[75],"different":[77,99],"levels":[78,100],"of":[79,101,129,146,176,188,195,213,234],"without":[81],"imposing":[82],"top-down":[84],"or":[85,231],"bottom-up":[86],"flow.":[88],"In":[89,150],"fact,":[90],"most":[91],"flows":[93,153],"iterative":[95],"modules":[97],"abstractions":[102],"have":[103],"be":[105,241],"considered.":[106],"A":[107],"abstract":[109],"model":[110],"very":[112],"useful":[113],"increase":[115],"speed":[117],"improve":[120],"formal":[121],"verification.":[122,249],"stress":[126],"importance":[128],"support":[131],"complex":[133],"SOCs":[134],"including":[135],"improvement":[136],"hardware":[138,147,163,190,214,216],"well":[141],"dependent":[148,217],"software.":[149,218],"todays":[151],"software":[155,172],"development":[156,191,212],"can":[157],"often":[158],"only":[159],"start":[160],"after":[161],"available.":[165],"causes":[167],"unacceptable":[168],"delays":[169],"development.":[173],"The":[174,219],"idea":[175],"(TLM)":[180],"provide":[183],"an":[185],"early":[186],"phase":[187],"models":[194,227],"hardware.":[197],"Based":[198],"on":[199],"these":[200,224],"TLMs":[201],"fast":[203,242],"enough":[204,243],"environment":[206],"basis":[209],"presumption":[220],"run":[223],"several":[229],"tens":[230],"some":[232],"hundreds":[233],"thousand":[235],"transactions":[236],"per":[237],"second":[238],"should":[240]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}