{"id":"https://openalex.org/W2120413316","doi":"https://doi.org/10.1109/iccad.2004.1382691","title":"Simultaneous short-path and long-path timing optimization for FPGAs","display_name":"Simultaneous short-path and long-path timing optimization for FPGAs","publication_year":2005,"publication_date":"2005-02-22","ids":{"openalex":"https://openalex.org/W2120413316","doi":"https://doi.org/10.1109/iccad.2004.1382691","mag":"2120413316"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2004.1382691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108901134","display_name":"Ricky Fung","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150916","display_name":"Alterra Power (Canada)","ror":"https://ror.org/04kzfav20","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210150916"]},{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["CA","US"],"is_corresponding":true,"raw_author_name":"R. Fung","raw_affiliation_strings":["Toronto Technology Center, Altera Corporation, Toronto, Canada","Toronto Technol. Center, Altera Corp., Toronto, Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation, Toronto, Canada","institution_ids":["https://openalex.org/I4210150916"]},{"raw_affiliation_string":"Toronto Technol. Center, Altera Corp., Toronto, Ont., Canada#TAB#","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]},{"id":"https://openalex.org/I4210150916","display_name":"Alterra Power (Canada)","ror":"https://ror.org/04kzfav20","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210150916"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"V. Betz","raw_affiliation_strings":["Toronto Technology Center, Altera Corporation, Toronto, Canada","Toronto Technol. Center, Altera Corp., Toronto, Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation, Toronto, Canada","institution_ids":["https://openalex.org/I4210150916"]},{"raw_affiliation_string":"Toronto Technol. Center, Altera Corp., Toronto, Ont., Canada#TAB#","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073173803","display_name":"William Chow","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150916","display_name":"Alterra Power (Canada)","ror":"https://ror.org/04kzfav20","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210150916"]},{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"W. Chow","raw_affiliation_strings":["Toronto Technology Center, Altera Corporation, Toronto, Canada","Toronto Technol. Center, Altera Corp., Toronto, Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation, Toronto, Canada","institution_ids":["https://openalex.org/I4210150916"]},{"raw_affiliation_string":"Toronto Technol. Center, Altera Corp., Toronto, Ont., Canada#TAB#","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108901134"],"corresponding_institution_ids":["https://openalex.org/I22433950","https://openalex.org/I4210150916"],"apc_list":null,"apc_paid":null,"fwci":2.491,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.89389,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"838","last_page":"845"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.7391341924667358},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6521903276443481},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6155214905738831},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6146982908248901},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4826353192329407},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4645841717720032},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.42792707681655884},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42117515206336975},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2312318980693817},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21086737513542175},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18176573514938354},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11584410071372986},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07398858666419983}],"concepts":[{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.7391341924667358},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6521903276443481},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6155214905738831},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6146982908248901},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4826353192329407},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4645841717720032},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.42792707681655884},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42117515206336975},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2312318980693817},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21086737513542175},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18176573514938354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11584410071372986},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07398858666419983},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccad.2004.1382691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.75.175","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.75.175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~vaughn/papers/iccad2004.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2040455347","https://openalex.org/W2117492357","https://openalex.org/W2119211217","https://openalex.org/W2132275486","https://openalex.org/W2134993085","https://openalex.org/W2151807819","https://openalex.org/W2160474882","https://openalex.org/W2177095534","https://openalex.org/W2998418783","https://openalex.org/W3143893630","https://openalex.org/W3217150240","https://openalex.org/W4236324780","https://openalex.org/W6682277506","https://openalex.org/W6804565094"],"related_works":["https://openalex.org/W3146360095","https://openalex.org/W2127180614","https://openalex.org/W2167711148","https://openalex.org/W4235531327","https://openalex.org/W1603115038","https://openalex.org/W2177095534","https://openalex.org/W1964344619","https://openalex.org/W2163233359","https://openalex.org/W2184011203","https://openalex.org/W4249446840"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"the":[3,10,107],"routing":[4],"cost":[5],"valleys":[6],"(RCV)":[7],"algorithm":[8,13,37,135],"-":[9],"first":[11],"published":[12],"that":[14,38,54,93],"simultaneously":[15],"optimizes":[16],"all":[17,124,141],"short-":[18],"and":[19,42,50,81],"long-path":[20,80,97],"timing":[21,83,103,122,139],"constraints":[22],"in":[23],"a":[24,33,51,71],"field-programmable":[25],"gate":[26],"array":[27],"(FPGA).":[28],"RCV":[29,66,77,105,117],"is":[30,118],"comprised":[31],"of":[32,73,110],"new":[34,52],"slack":[35,84],"allocation":[36],"produces":[39],"both":[40,79],"minimum":[41],"maximum":[43],"delay":[44,64],"budgets":[45],"for":[46],"each":[47],"circuit":[48],"connection,":[49],"router":[53],"strives":[55],"to":[56,120,137],"meet":[57,121],"and,":[58],"if":[59],"possible,":[60],"surpass":[61],"these":[62],"connection":[63],"constraints.":[65],"achieves":[67],"excellent":[68],"results.":[69],"On":[70],"set":[72],"100":[74],"large":[75],"circuits,":[76],"improves":[78,106],"short-path":[82,102],"significantly":[85],"vs.":[86],"an":[87,133],"earlier":[88,134],"computer-aided":[89],"design":[90],"(CAD)":[91],"system":[92],"focuses":[94],"solely":[95],"on":[96,114,123,140],"timing.":[98],"Even":[99],"with":[100],"no":[101],"constraints,":[104],"clock":[108],"speed":[109],"circuits":[111],"by":[112],"3.9%":[113],"average.":[115],"Finally,":[116],"able":[119],"72":[125,142],"peripheral":[126],"component":[127],"interconnect":[128],"(PCI)":[129],"cores":[130],"tested,":[131],"while":[132],"fails":[136],"achieve":[138],"cores.":[143]},"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-01T08:55:55.761014","created_date":"2025-10-10T00:00:00"}