{"id":"https://openalex.org/W2178990935","doi":"https://doi.org/10.1109/iccad.2004.1382667","title":"Accurate estimation of global buffer delay within a floorplan","display_name":"Accurate estimation of global buffer delay within a floorplan","publication_year":2005,"publication_date":"2005-02-22","ids":{"openalex":"https://openalex.org/W2178990935","doi":"https://doi.org/10.1109/iccad.2004.1382667","mag":"2178990935"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2004.1382667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113656006","display_name":"Charles J. Alpert","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C.J. Alpert","raw_affiliation_strings":["IBM, Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"IBM, Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100326930","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-4243-8767"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["EE Department, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"EE Department, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.S. Sapatnekar","raw_affiliation_strings":["ECE Department, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111946180","display_name":"C. N. Sze","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.N. Sze","raw_affiliation_strings":["EE Department, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"EE Department, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113656006"],"corresponding_institution_ids":["https://openalex.org/I4210156936"],"apc_list":null,"apc_paid":null,"fwci":4.2683,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.94334387,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"21","issue":null,"first_page":"706","last_page":"711"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9436074495315552},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.809809148311615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7005491852760315},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6359365582466125},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.57978355884552},{"id":"https://openalex.org/keywords/ideal","display_name":"Ideal (ethics)","score":0.5753685235977173},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.4863048493862152},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4683014452457428},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.46509850025177},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.46447670459747314},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.44094598293304443},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.42513132095336914},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4098019599914551},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.36629772186279297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2520813047885895},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.251065194606781},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13915559649467468},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.11835652589797974},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09647509455680847}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9436074495315552},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.809809148311615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7005491852760315},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6359365582466125},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.57978355884552},{"id":"https://openalex.org/C2776639384","wikidata":"https://www.wikidata.org/wiki/Q840396","display_name":"Ideal (ethics)","level":2,"score":0.5753685235977173},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.4863048493862152},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4683014452457428},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.46509850025177},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.46447670459747314},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.44094598293304443},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.42513132095336914},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4098019599914551},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.36629772186279297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2520813047885895},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.251065194606781},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13915559649467468},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.11835652589797974},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09647509455680847},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2004.1382667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1978865105","https://openalex.org/W1984588379","https://openalex.org/W1992370325","https://openalex.org/W2004809424","https://openalex.org/W2012173826","https://openalex.org/W2048312633","https://openalex.org/W2069540823","https://openalex.org/W2076265641","https://openalex.org/W2101374297","https://openalex.org/W2101987243","https://openalex.org/W2115039846","https://openalex.org/W2124481761","https://openalex.org/W2134249452","https://openalex.org/W2135149667","https://openalex.org/W2153593246","https://openalex.org/W2154347669","https://openalex.org/W2160252016","https://openalex.org/W2589624049","https://openalex.org/W2997499853","https://openalex.org/W4235073116","https://openalex.org/W4236913175","https://openalex.org/W4241731275","https://openalex.org/W4242606774","https://openalex.org/W4254768433","https://openalex.org/W6674959139","https://openalex.org/W6678234960","https://openalex.org/W6680316723","https://openalex.org/W6682384967"],"related_works":["https://openalex.org/W2145535176","https://openalex.org/W1570180536","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W1804063983","https://openalex.org/W2134944363","https://openalex.org/W2087387686","https://openalex.org/W3140640533","https://openalex.org/W2122901855","https://openalex.org/W2117925677"],"abstract_inverted_index":{"Closed":[0],"formed":[1],"expressions":[2],"for":[3,11],"buffered":[4],"interconnect":[5],"delay":[6,59,85,115],"approximation":[7],"have":[8,30],"been":[9],"around":[10],"some":[12],"time.":[13],"However,":[14],"previous":[15],"approaches":[16],"assume":[17],"that":[18,33,62,110],"buffers":[19],"are":[20],"free":[21],"to":[22,48,65,68,88,118],"be":[23],"placed":[24],"anywhere.":[25],"In":[26],"practice,":[27],"designs":[28],"frequently":[29],"large":[31],"blocks":[32,55],"make":[34],"the":[35,54,73],"ideal":[36],"buffer":[37,77,92,122,126],"insertion":[38,93,123],"solution":[39],"unrealizable.":[40],"The":[41],"theory":[42],"of":[43],"Otten":[44],"(1998)":[45],"is":[46],"extended":[47],"show":[49,109],"how":[50],"one":[51,76],"can":[52],"model":[53],"into":[56],"a":[57,120],"simple":[58],"estimation":[60],"technique":[61],"applies":[63],"both":[64],"two-pin":[66],"and":[67],"multi-pin":[69],"nets.":[70],"Even":[71],"though":[72],"formula":[74],"uses":[75],"type,":[78],"it":[79],"shows":[80],"remarkable":[81],"accuracy":[82],"in":[83],"predicting":[84],"when":[86,116],"compared":[87,117],"an":[89],"optimal":[90],"realizable":[91,121],"solution.":[94],"Potential":[95],"applications":[96],"include":[97],"wire":[98],"planning,":[99],"timing":[100],"analysis":[101],"during":[102],"floorplanning":[103],"or":[104],"global":[105],"routing.":[106],"Our":[107],"experiments":[108],"our":[111],"approach":[112],"accurately":[113],"predicts":[114],"constructing":[119],"with":[124],"multiple":[125],"types.":[127]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}