{"id":"https://openalex.org/W1497138450","doi":"https://doi.org/10.1109/iccad.2004.1382590","title":"Temporal floorplanning using the T-tree formulation","display_name":"Temporal floorplanning using the T-tree formulation","publication_year":2005,"publication_date":"2005-02-22","ids":{"openalex":"https://openalex.org/W1497138450","doi":"https://doi.org/10.1109/iccad.2004.1382590","mag":"1497138450"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2004.1382590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056424993","display_name":"Ping-Hung Yuh","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ping-Hung Yuh","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","[dept. of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[dept. of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046948316","display_name":"Chia-Lin Yang","orcid":"https://orcid.org/0000-0003-0091-5027"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Lin Yang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","[dept. of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[dept. of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Department of Electrical Engineering & Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","[dept. of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[dept. of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056424993"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":5.0123,"has_fulltext":false,"cited_by_count":69,"citation_normalized_percentile":{"value":0.95212109,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"300","last_page":"305"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7917945384979248},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7891615033149719},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.6924070119857788},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6752208471298218},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6113758683204651},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5911459922790527},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.514521062374115},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.43605679273605347},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3941577076911926},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3521491289138794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2443540096282959},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10636943578720093}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7917945384979248},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7891615033149719},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.6924070119857788},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6752208471298218},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6113758683204651},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5911459922790527},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.514521062374115},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.43605679273605347},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3941577076911926},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3521491289138794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2443540096282959},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10636943578720093},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccad.2004.1382590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.106.7288","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.106.7288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cc.ee.ntu.edu.tw/~ywchang/Papers/iccad04-floorplanning.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.119.3359","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.119.3359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.iccad.com/data2/iccad/iccad_04acceptedpapers.nsf/9cfb1ebaaf59043587256a6a00031f78/7836e29754ba5e2087256ebb006c2b5b/$file/04c02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.49000000953674316,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W110781276","https://openalex.org/W1535835247","https://openalex.org/W1885706698","https://openalex.org/W2024060531","https://openalex.org/W2043605821","https://openalex.org/W2052274298","https://openalex.org/W2060752732","https://openalex.org/W2068041061","https://openalex.org/W2079543149","https://openalex.org/W2095550547","https://openalex.org/W2100740271","https://openalex.org/W2114772983","https://openalex.org/W2125690626","https://openalex.org/W2135764869","https://openalex.org/W2144249008","https://openalex.org/W2148583999","https://openalex.org/W2148777220","https://openalex.org/W2154668695","https://openalex.org/W4243137489","https://openalex.org/W4251621809","https://openalex.org/W6604560852","https://openalex.org/W6663444536"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W1500063550","https://openalex.org/W2106366463","https://openalex.org/W2180598069","https://openalex.org/W2983230882","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Improving":[0],"logic":[1],"capacity":[2],"by":[3,99],"time-sharing,":[4],"dynamically":[5,33,103],"reconfigurable":[6,34,104],"FPGAs":[7],"are":[8],"employed":[9],"to":[10,45,84],"handle":[11],"designs":[12],"of":[13,88,102],"high":[14],"complexity":[15],"and":[16,25,49,80],"functionality.":[17],"We":[18,37],"model":[19,92],"each":[20],"task":[21],"as":[22],"a":[23,39,57],"3D-box":[24],"deal":[26],"with":[27,119],"the":[28,47,66,72,82,86,93,100,124],"temporal":[29,50,94],"floorplanning/placement":[30],"problem":[31],"for":[32],"FPGA":[35],"architectures.":[36],"present":[38],"tree-based":[40,111],"data":[41],"structure,":[42],"called":[43],"T-trees,":[44],"represent":[46,65],"spatial":[48],"relations":[51],"among":[52,69,96],"tasks.":[53,70],"Each":[54],"node":[55],"in":[56],"T-tree":[58],"has":[59],"at":[60],"most":[61,125],"three":[62],"children":[63],"which":[64,91],"dimensional":[67],"relationship":[68],"For":[71],"T-tree,":[73],"we":[74],"develop":[75],"an":[76],"efficient":[77],"packing":[78],"method":[79],"derive":[81],"condition":[83],"ensure":[85],"satisfaction":[87],"precedence":[89],"constraints":[90],"ordering":[95],"tasks":[97],"induced":[98],"execution":[101,121],"FPGAs.":[105],"Experimental":[106],"results":[107],"show":[108],"that":[109],"our":[110],"formulation":[112],"can":[113],"achieve":[114],"significantly":[115],"better":[116],"solution":[117],"quality":[118],"less":[120],"time":[122],"than":[123],"recent":[126],"state-of-the-art":[127],"work.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}