{"id":"https://openalex.org/W1557244636","doi":"https://doi.org/10.1109/iccad.2004.1382564","title":"Delay noise pessimism reduction by logic correlations","display_name":"Delay noise pessimism reduction by logic correlations","publication_year":2005,"publication_date":"2005-02-22","ids":{"openalex":"https://openalex.org/W1557244636","doi":"https://doi.org/10.1109/iccad.2004.1382564","mag":"1557244636"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2004.1382564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030105140","display_name":"A. Glebov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Glebov","raw_affiliation_strings":["Microstyle, Moscow, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microstyle, Moscow, Russia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053906683","display_name":"S. V. Gavrilov","orcid":"https://orcid.org/0000-0003-0566-4482"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Gavrilov","raw_affiliation_strings":["Microstyle, Moscow, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microstyle, Moscow, Russia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083873733","display_name":"R. Soloviev","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Soloviev","raw_affiliation_strings":["Microstyle, Moscow, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microstyle, Moscow, Russia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102740578","display_name":"V. Zolotov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Zolotov","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088744549","display_name":"M. Becer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M.R. Becer","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076413981","display_name":"Chang-Hwan Oh","orcid":"https://orcid.org/0000-0001-8019-2257"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Oh","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047921422","display_name":"Rajesh Panda","orcid":"https://orcid.org/0000-0002-7453-1280"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Panda","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.544,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.88719428,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"160","last_page":"167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.8030751943588257},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7462345361709595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6838198304176331},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6374106407165527},{"id":"https://openalex.org/keywords/noise-reduction","display_name":"Noise reduction","score":0.5880380868911743},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5855501890182495},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5723385810852051},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5505660772323608},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.5105129480361938},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.398536741733551},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3759078085422516},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3353891372680664},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18918219208717346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1257193386554718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12426203489303589},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09354841709136963},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.0901222825050354},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.08779430389404297}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.8030751943588257},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7462345361709595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6838198304176331},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6374106407165527},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.5880380868911743},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5855501890182495},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5723385810852051},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5505660772323608},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5105129480361938},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.398536741733551},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3759078085422516},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3353891372680664},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18918219208717346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1257193386554718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12426203489303589},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09354841709136963},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0901222825050354},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.08779430389404297},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2004.1382564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2004.1382564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1987786682","https://openalex.org/W2042714121","https://openalex.org/W2048347878","https://openalex.org/W2074068637","https://openalex.org/W2100738443","https://openalex.org/W2129260045","https://openalex.org/W2151023294","https://openalex.org/W2170949280","https://openalex.org/W2171493164","https://openalex.org/W2241855467","https://openalex.org/W4239082490","https://openalex.org/W4248793972","https://openalex.org/W4301264637","https://openalex.org/W4302087205"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W2362612617","https://openalex.org/W3015599398","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W1986294008","https://openalex.org/W2345182073","https://openalex.org/W2518203484"],"abstract_inverted_index":{"High-performance":[0],"digital":[1],"circuits":[2],"are":[3,194],"facing":[4],"increasingly":[5],"severe":[6],"signal":[7,146],"integrity":[8],"problems":[9],"due":[10],"to":[11,53,65,83,138],"crosstalk":[12,199],"noise":[13,76,96,99,107,116,200],"and":[14,39,49,118,124,173],"therefore":[15],"the":[16,170,210],"state-of-the-art":[17],"static":[18],"timing":[19,55,86,155],"analysis":[20,97,108,201],"(STA)":[21],"methods":[22,30],"consider":[23],"crosstalk-induced":[24],"delay":[25,33,42,58,66,106,213],"variation.":[26],"Current":[27],"noise-aware":[28,142],"STA":[29,143],"compute":[31],"noise-induced":[32],"uncertainty":[34],"for":[35,88,127],"each":[36],"net":[37],"independently":[38],"annotate":[40],"appropriate":[41],"changes":[43,59,67],"of":[44,68,73,78,105,148],"nets":[45,62,79,150],"onto":[46],"data":[47],"paths":[48,52],"associated":[50,151],"clock":[51],"determine":[54],"violations.":[56,130],"Since":[57],"in":[60,75,115,141,158,196,209],"individual":[61],"contribute":[63],"cumulatively":[64],"paths,":[69,89],"even":[70],"small":[71],"amounts":[72],"pessimism":[74,114,140],"computation":[77],"can":[80,119,187],"add":[81],"up":[82],"produce":[84],"large":[85,184],"violations":[87],"which":[90,193],"may":[91],"be":[92,188],"unrealistic.":[93],"Unlike":[94],"glitch":[95],"where":[98],"often":[100],"attenuates":[101],"during":[102],"propagation,":[103],"quality":[104],"is":[109],"severely":[110],"affected":[111],"by":[112,144],"any":[113],"estimation":[117],"unnecessarily":[120],"cost":[121],"valuable":[122],"silicon":[123],"design":[125],"resources":[126],"fixing":[128],"unreal":[129],"In":[131],"this":[132],"paper,":[133],"we":[134],"propose":[135],"a":[136,159],"method":[137],"reduce":[139],"considering":[145],"correlations":[147],"all":[149],"with":[152,177],"an":[153,165,197],"entire":[154],"path":[156,212],"simultaneously,":[157],"path-based":[160],"approach.":[161],"We":[162],"first":[163],"present":[164],"exact":[166],"algorithm":[167],"based":[168],"on":[169],"branch-and-bound":[171],"technique":[172],"then":[174],"extend":[175],"it":[176],"several":[178],"heuristic":[179],"techniques":[180],"so":[181],"that":[182],"very":[183],"industrial":[185,198],"designs":[186],"analyzed":[189],"efficiently.":[190],"These":[191],"techniques,":[192],"implemented":[195],"tool,":[202],"show":[203],"as":[204,206],"much":[205],"75%":[207],"reduction":[208],"computed":[211],"variations.":[214]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}