{"id":"https://openalex.org/W4256620950","doi":"https://doi.org/10.1109/iccad.2003.1257876","title":"Leakage power optimization techniques for ultra deep sub-micron multi-level caches","display_name":"Leakage power optimization techniques for ultra deep sub-micron multi-level caches","publication_year":2004,"publication_date":"2004-05-13","ids":{"openalex":"https://openalex.org/W4256620950","doi":"https://doi.org/10.1109/iccad.2003.1257876"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2003.1257876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2003.1257876","pdf_url":null,"source":{"id":"https://openalex.org/S4363608282","display_name":"ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001058408","display_name":"D. Blaauw","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Blaauw","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071703500","display_name":"T. Mudge","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Mudge","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5037648751"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":4.278,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.94239743,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"627","last_page":"632"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7707227468490601},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7178810834884644},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7155653238296509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6346848011016846},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5655546188354492},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5199057459831238},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4788772463798523},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46430307626724243},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43220311403274536},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38311511278152466},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3363357484340668},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2534082531929016},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24278268218040466},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1711423397064209},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0995911955833435},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0723738968372345}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7707227468490601},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7178810834884644},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7155653238296509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6346848011016846},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5655546188354492},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5199057459831238},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4788772463798523},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46430307626724243},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43220311403274536},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38311511278152466},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3363357484340668},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2534082531929016},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24278268218040466},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1711423397064209},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0995911955833435},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0723738968372345},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2003.1257876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2003.1257876","pdf_url":null,"source":{"id":"https://openalex.org/S4363608282","display_name":"ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W2001236779","https://openalex.org/W2032094184","https://openalex.org/W2077471685","https://openalex.org/W2094662129","https://openalex.org/W2105892416","https://openalex.org/W2108049334","https://openalex.org/W2114621701","https://openalex.org/W2116070420","https://openalex.org/W2149743155","https://openalex.org/W2161991038","https://openalex.org/W2165923347","https://openalex.org/W2171825402","https://openalex.org/W4235106764","https://openalex.org/W4241168640","https://openalex.org/W4253202538","https://openalex.org/W6633127185","https://openalex.org/W6658560632","https://openalex.org/W6675984488"],"related_works":["https://openalex.org/W2117824263","https://openalex.org/W2134421493","https://openalex.org/W2136045454","https://openalex.org/W2074944429","https://openalex.org/W1991075467","https://openalex.org/W2389637992","https://openalex.org/W2609881373","https://openalex.org/W4387697157","https://openalex.org/W2172029144","https://openalex.org/W2186949690"],"abstract_inverted_index":{"On-chip":[0],"L1":[1,115,145,172,190],"and":[2,76,98,116,187,191,205],"L2":[3,117,151,167,193],"caches":[4,51,119,194],"represent":[5],"a":[6,64,140],"sizeable":[7],"fraction":[8,28],"of":[9,14,29,34,49,85,114,181],"the":[10,20,26,30,46,71,86,111,122,150,182,211],"total":[11,31],"power":[12,23,32,48,78,113,207],"consumption":[13,33],"microprocessors.":[15],"In":[16,37],"deep":[17],"sub-micron":[18],"technology,":[19],"subthreshold":[21],"leakage":[22,47,66,77,112,138,158,178,204],"is":[24,147,169],"becoming":[25],"dominant":[27],"those":[35],"caches.":[36],"this":[38],"paper,":[39],"we":[40,62,105],"present":[41],"optimization":[42,67,107],"techniques":[43,108],"to":[44,83,109,136],"reduce":[45,110],"on-chip":[50,118],"assuming":[52],"that":[53,69],"there":[54],"are":[55,134,196],"multiple":[56],"threshold":[57],"voltages,":[58],"VTH's,":[59],"available.":[60],"First,":[61],"show":[63,106],"cache":[65,89],"technique":[68],"examines":[70],"trade-off":[72],"between":[73],"access":[74,125,163,185,214],"time":[75],"by":[79],"assigning":[80],"distinct":[81],"VTH's":[82,133],"each":[84],"four":[87],"main":[88],"components":[90],"address":[91],"bus":[92,95],"drivers,":[93,96],"data":[94],"decoders,":[97],"SRAM":[99],"cell":[100],"arrays":[101],"with":[102],"sense-amps.":[103],"Second,":[104],"without":[120,159,179,209],"affecting":[121,210],"average":[123,161,183,212],"memory":[124,162,184,213],"time.":[126,215],"The":[127],"key":[128],"results":[129],"are:":[130],"1)":[131],"2":[132],"enough":[135],"minimize":[137],"in":[139,155,176,198,202],"single":[141],"cache;":[142],"2)":[143],"if":[144,166],"size":[146,152,168,173],"fixed,":[148,170],"increasing":[149],"can":[153,174],"result":[154,175,201],"much":[156],"lower":[157,177],"reducing":[160,171],"time;":[164,186],"3)":[165],"loss":[180],"4)":[188],"smaller":[189],"larger":[192],"than":[195],"typical":[197],"today's":[199],"processors":[200],"significant":[203],"dynamic":[206],"reduction":[208]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}