{"id":"https://openalex.org/W4238374246","doi":"https://doi.org/10.1109/iccad.1995.480021","title":"Efficient orthonormality testing for synthesis with pass-transistor selectors","display_name":"Efficient orthonormality testing for synthesis with pass-transistor selectors","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W4238374246","doi":"https://doi.org/10.1109/iccad.1995.480021"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.1995.480021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.1995.480021","pdf_url":null,"source":{"id":"https://openalex.org/S4363608992","display_name":"Proceedings of IEEE International Conference on Computer Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077927266","display_name":"M. Berkelaar","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"M. Berkelaar","raw_affiliation_strings":["Eindhoven Univ. of Technol., Netherlands"],"affiliations":[{"raw_affiliation_string":"Eindhoven Univ. of Technol., Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041078029","display_name":"L. P. P. P. van Ginneken","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.P.P.P. van Ginneken","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077927266"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":0.7288,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.67509881,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"256","last_page":"263"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/oracle","display_name":"Oracle","score":0.6853880882263184},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6479276418685913},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6420632600784302},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4943833351135254},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.47125008702278137},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4509347379207611},{"id":"https://openalex.org/keywords/orthonormality","display_name":"Orthonormality","score":0.44851401448249817},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4316192865371704},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40103936195373535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1525115966796875},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1228797435760498},{"id":"https://openalex.org/keywords/orthonormal-basis","display_name":"Orthonormal basis","score":0.08818572759628296}],"concepts":[{"id":"https://openalex.org/C55166926","wikidata":"https://www.wikidata.org/wiki/Q2892946","display_name":"Oracle","level":2,"score":0.6853880882263184},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6479276418685913},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6420632600784302},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4943833351135254},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.47125008702278137},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4509347379207611},{"id":"https://openalex.org/C92951342","wikidata":"https://www.wikidata.org/wiki/Q1411166","display_name":"Orthonormality","level":3,"score":0.44851401448249817},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4316192865371704},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40103936195373535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1525115966796875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1228797435760498},{"id":"https://openalex.org/C5806529","wikidata":"https://www.wikidata.org/wiki/Q2365325","display_name":"Orthonormal basis","level":2,"score":0.08818572759628296},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.1995.480021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.1995.480021","pdf_url":null,"source":{"id":"https://openalex.org/S4363608992","display_name":"Proceedings of IEEE International Conference on Computer Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307762","display_name":"International Business Machines Corporation","ror":"https://ror.org/05hh8d621"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2142826516","https://openalex.org/W2154141906","https://openalex.org/W2172044541","https://openalex.org/W4236218105","https://openalex.org/W4238733515","https://openalex.org/W4250447890","https://openalex.org/W4378744510"],"related_works":["https://openalex.org/W2122735785","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W4281558578","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2121963733"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,37,60,69,75,91,110,113,130,143,163],"mapping":[4,57],"problem":[5],"for":[6,23,162],"pass":[7],"transistor":[8,18,160],"selector":[9],"mapping,":[10],"which":[11,29,87],"has":[12,112],"not":[13,125],"been":[14],"addressed":[15],"before.":[16],"Pass":[17,34],"synthesis":[19],"is":[20,88,101,136,139],"potentially":[21],"important":[22],"semi-":[24],"or":[25],"full-custom":[26],"design":[27],"techniques,":[28,105],"are":[30,42],"increasingly":[31],"attracting":[32],"attention.":[33],"transistors":[35,41],"have":[36],"advantage":[38,114],"that":[39,45,115,137],"fewer":[40],"needed,":[43],"and":[44,50,106,123],"circuits":[46],"with":[47],"high":[48],"fanin":[49],"small":[51],"delay":[52],"can":[53],"be":[54],"constructed.":[55],"Technology":[56],"approaches":[58],"in":[59,129,159],"existing":[61],"literature":[62],"cannot":[63],"handle":[64],"these":[65],"selectors,":[66],"due":[67],"to":[68,83,108,117,141,156],"restriction":[70],"of":[71,74,94,134],"I-hot":[72],"encoding":[73],"control":[76],"signals.":[77],"We":[78],"present":[79],"a":[80,95,146],"new":[81],"algorithm":[82,144],"address":[84],"this":[85],"problem,":[86],"based":[89,102],"an":[90],"novel":[92],"idea":[93],"general":[96],"Boolean":[97],"Oracle.":[98],"Our":[99],"oracle":[100,111],"on":[103],"ATPG":[104],"compared":[107],"BDDs,":[109],"failure":[116],"complete":[118,142],"only":[119],"affects":[120],"optimization":[121,127],"locally,":[122],"does":[124],"hinder":[126],"elsewhere":[128],"logic.":[131],"A":[132],"limitation":[133],"BDDs":[135],"it":[138],"difficult":[140],"if":[145],"BDD":[147],"grows":[148],"too":[149],"large.":[150],"The":[151],"experimental":[152],"results":[153],"show":[154],"up":[155],"82%":[157],"improvement":[158],"count":[161],"MCNC":[164],"combinatorial":[165],"multi-level":[166],"examples.":[167]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}