{"id":"https://openalex.org/W2122141919","doi":"https://doi.org/10.1109/iccad.1989.76998","title":"Multi-terrain partitioning and floor-planning for data-path chip (microprocessor) layout","display_name":"Multi-terrain partitioning and floor-planning for data-path chip (microprocessor) layout","publication_year":2003,"publication_date":"2003-01-07","ids":{"openalex":"https://openalex.org/W2122141919","doi":"https://doi.org/10.1109/iccad.1989.76998","mag":"2122141919"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.1989.76998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.1989.76998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111854174","display_name":"W.K. Luk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"W.K. Luk","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081231649","display_name":"Alvar Dean","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.A. Dean","raw_affiliation_strings":["IBM GTD East Fishkill Facility, Essex Junction, VT, USA"],"affiliations":[{"raw_affiliation_string":"IBM GTD East Fishkill Facility, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068310688","display_name":"John W. Mathews","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.W. Mathews","raw_affiliation_strings":["IBM GTD East Fishkill Facility, Essex Junction, VT, USA"],"affiliations":[{"raw_affiliation_string":"IBM GTD East Fishkill Facility, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111854174"],"corresponding_institution_ids":["https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":0.3477,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.6447394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"492","last_page":"495"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/terrain","display_name":"Terrain","score":0.8598878383636475},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.7028276920318604},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6507081389427185},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6424109935760498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6355810165405273},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.5853041410446167},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4575779139995575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.291878879070282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.275438129901886},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1108187735080719},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08673852682113647},{"id":"https://openalex.org/keywords/geography","display_name":"Geography","score":0.07600405812263489},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07269942760467529}],"concepts":[{"id":"https://openalex.org/C161840515","wikidata":"https://www.wikidata.org/wiki/Q186131","display_name":"Terrain","level":2,"score":0.8598878383636475},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.7028276920318604},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6507081389427185},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6424109935760498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6355810165405273},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.5853041410446167},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4575779139995575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.291878879070282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.275438129901886},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1108187735080719},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08673852682113647},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.07600405812263489},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07269942760467529},{"id":"https://openalex.org/C58640448","wikidata":"https://www.wikidata.org/wiki/Q42515","display_name":"Cartography","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.1989.76998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.1989.76998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1967575124","https://openalex.org/W1975290397","https://openalex.org/W1978510333","https://openalex.org/W2004469113","https://openalex.org/W2010346244","https://openalex.org/W2024060531","https://openalex.org/W2068154332","https://openalex.org/W2094970264","https://openalex.org/W2115047803","https://openalex.org/W2120985183","https://openalex.org/W2161455936","https://openalex.org/W3217150240","https://openalex.org/W6604889116","https://openalex.org/W6804565094"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W1500063550","https://openalex.org/W2106366463","https://openalex.org/W2165891825","https://openalex.org/W2942050196","https://openalex.org/W4251805775","https://openalex.org/W4239364405","https://openalex.org/W4400482493"],"abstract_inverted_index":{"A":[0],"method":[1],"is":[2],"presented":[3],"for":[4,44],"floorplanning":[5],"data-path":[6],"chips":[7],"by":[8,25],"a":[9],"technique":[10],"of":[11],"multi-terrain":[12],"partitioning":[13],"with":[14],"integrated":[15],"global":[16],"wiring":[17],"to":[18],"partition":[19],"the":[20],"objects":[21],"into":[22],"terrains,":[23],"followed":[24],"multistack":[26],"placement":[27],"and":[28,38],"standard-cell":[29],"placement.":[30],"Requirements":[31],"on":[32],"terrain":[33,35],"size,":[34],"shape,":[36],"wirability,":[37],"timing":[39],"are":[40,48],"considered.":[41],"Results":[42],"obtained":[43],"some":[45],"chip":[46],"designs":[47],"presented.<":[49],"<ETX":[50],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[51],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[52]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}