{"id":"https://openalex.org/W3004731190","doi":"https://doi.org/10.1109/icassp40776.2020.9054524","title":"Exploration Methodology for BTI-Induced Failures on RRAM-Based Edge AI Systems","display_name":"Exploration Methodology for BTI-Induced Failures on RRAM-Based Edge AI Systems","publication_year":2020,"publication_date":"2020-04-09","ids":{"openalex":"https://openalex.org/W3004731190","doi":"https://doi.org/10.1109/icassp40776.2020.9054524","mag":"3004731190"},"language":"en","primary_location":{"id":"doi:10.1109/icassp40776.2020.9054524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp40776.2020.9054524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/274250","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090359025","display_name":"Alexandre Levisse","orcid":"https://orcid.org/0000-0002-8984-9793"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alexandre Levisse","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009017731","display_name":"Marco Rios","orcid":"https://orcid.org/0000-0001-8251-6390"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marco Rios","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077396279","display_name":"Miguel Pe\u00f3n-Quir\u00f3s","orcid":"https://orcid.org/0000-0002-5760-090X"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Miguel Peon-Quiros","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Atienza","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1549","last_page":"1552"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8437172770500183},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6368216872215271},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.5664258599281311},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5625677704811096},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.53641676902771},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.5152032971382141},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.508063793182373},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5059322714805603},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4708309471607208},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4525236487388611},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44763100147247314},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39118924736976624},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3320685923099518},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29347488284111023},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2901555895805359},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2280711829662323},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17603439092636108},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1378491222858429},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09074953198432922}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8437172770500183},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6368216872215271},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.5664258599281311},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5625677704811096},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.53641676902771},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.5152032971382141},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.508063793182373},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5059322714805603},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4708309471607208},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4525236487388611},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44763100147247314},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39118924736976624},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3320685923099518},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29347488284111023},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2901555895805359},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2280711829662323},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17603439092636108},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1378491222858429},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09074953198432922},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icassp40776.2020.9054524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp40776.2020.9054524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:274250","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/274250","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:274250","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/274250","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2004823737","https://openalex.org/W2035551551","https://openalex.org/W2163605009","https://openalex.org/W2342821294","https://openalex.org/W2357001619","https://openalex.org/W2526202524","https://openalex.org/W2560615381","https://openalex.org/W2584335437","https://openalex.org/W2605739168","https://openalex.org/W2742513757","https://openalex.org/W2757242615","https://openalex.org/W2793776854","https://openalex.org/W2796057304","https://openalex.org/W2799820380","https://openalex.org/W2802093518","https://openalex.org/W2912017376","https://openalex.org/W2912358078","https://openalex.org/W2922523256","https://openalex.org/W2928192715","https://openalex.org/W2996865081","https://openalex.org/W3100863146","https://openalex.org/W3105314631","https://openalex.org/W6684191040"],"related_works":["https://openalex.org/W4312903428","https://openalex.org/W2621306919","https://openalex.org/W1966944787","https://openalex.org/W2032785938","https://openalex.org/W3185106882","https://openalex.org/W1980301972","https://openalex.org/W2761437135","https://openalex.org/W2086074825","https://openalex.org/W2025338515","https://openalex.org/W2108763968"],"abstract_inverted_index":{"Resistive":[0],"switching":[1],"memory":[2,48,144,191],"technologies":[3],"(RRAM)":[4],"are":[5,273],"seen":[6],"by":[7],"most":[8],"of":[9,28,39,100,128,151,207,246],"the":[10,47,61,81,89,98,140,143,152,169,178,190,203,208,211,244,255],"scientific":[11],"community":[12],"as":[13,20],"an":[14],"enabler":[15],"for":[16,69,221,263],"Edge-level":[17,117],"applications":[18,118,187],"such":[19],"embedded":[21,264],"deep":[22],"Learning,":[23],"AI":[24],"or":[25],"signal":[26],"processing":[27],"audio":[29],"and":[30,43,72,97,172,188,266],"video":[31],"signals.":[32],"However,":[33],"going":[34,182],"beyond":[35,174],"a":[36,52,57,121,149,162,196,222,226,241,247],"\"simple\"":[37],"replacement":[38],"eFlash":[40,70],"in":[41,109,166,243],"micro-controller":[42],"introducing":[44],"RRAM":[45,58,170,265],"inside":[46,60],"hierarchy":[49,63],"is":[50,84,95,103,181],"not":[51],"straightforward":[53],"move.":[54],"Indeed,":[55],"integrating":[56],"technology":[59],"cache":[62],"requires":[64],"higher":[65],"endurance":[66],"requirement":[67],"than":[68,240],"replacement,":[71],"thus":[73],"necessitates":[74],"relaxed":[75],"programming":[76,87],"conditions.":[77],"By":[78],"doing":[79],"so,":[80],"reliability":[82,259],"bottleneck":[83],"moved":[85],"from":[86],"to":[88,114,148,183,201,236,275],"read":[90,93,101,153,179,233],"operations":[91],"(i.e.,":[92],"margin":[94,154],"reduced":[96],"risk":[99],"failure":[102],"increased).":[104],"Based":[105,215],"on":[106,120,139,216],"this":[107,110],"observation,":[108],"work,":[111],"we":[112,218],"propose":[113,161],"explore":[115],"how":[116],"running":[119,195,249],"RRAM-based":[122],"Edge":[123],"device":[124],"could":[125],"fail":[126],"because":[127],"Bias":[129],"Temperature":[130],"Instability":[131],"(BTI).":[132],"BTI":[133,199],"causes":[134],"threshold":[135],"voltage":[136],"(Vt)":[137],"degradation":[138],"transistors":[141],"along":[142,155],"WordLines":[145],"(WL),":[146],"leading":[147],"reduction":[150],"regularly":[156],"used":[157],"WLs.":[158],"We":[159],"thereby":[160],"3-steps":[163],"methodology":[164],"consisting":[165],"(i)":[167],"characterizing":[168,186],"bitcell":[171,224],"identifying":[173],"which":[175],"Vt":[176,205],"shift":[177,206],"operation":[180],"fail.":[184],"(ii)":[185],"extracting":[189],"traces.":[192],"And":[193],"(iii)":[194],"long":[197],"term":[198],"simulation":[200,271],"extract":[202],"actual":[204],"bitcells":[209],"sharing":[210],"same":[212],"array":[213],"WordLine.":[214],"this,":[217],"show":[219],"that":[220,257,267],"1T1R":[223],"featuring":[225],"250%":[227],"High/Low":[228],"Resistance":[229],"State":[230],"(HRS/LRS)":[231],"ratio,":[232],"failures":[234],"tend":[235],"happen":[237],"after":[238],"less":[239],"month":[242],"case":[245],"constantly":[248],"convolution":[250],"kernel.":[251],"These":[252],"simulations":[253],"highlight":[254],"fact":[256],"transistor-level":[258],"can":[260],"be":[261],"critical":[262],"specific":[268],"workload":[269],"aware":[270],"frameworks":[272],"required":[274],"assess":[276],"their":[277],"effects.":[278]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}