{"id":"https://openalex.org/W2064344813","doi":"https://doi.org/10.1109/icassp.2014.6854554","title":"A methodology for optimizing buffer sizes of dynamic dataflow fpgas implementations","display_name":"A methodology for optimizing buffer sizes of dynamic dataflow fpgas implementations","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2064344813","doi":"https://doi.org/10.1109/icassp.2014.6854554","mag":"2064344813"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2014.6854554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2014.6854554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/203899","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026822024","display_name":"Ab Al-Hadi Ab Rahman","orcid":"https://orcid.org/0000-0002-0754-5199"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ab Al-Hadi Ab Rahman","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043848377","display_name":"Simone Casale-Brunet","orcid":"https://orcid.org/0000-0001-7840-1398"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Simone Casale-Brunet","raw_affiliation_strings":["EPFL SCI STI MM, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL SCI STI MM, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109040176","display_name":"Claudio Alberti","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Claudio Alberti","raw_affiliation_strings":["EPFL SCI STI MM, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL SCI STI MM, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013188524","display_name":"Marco Mattavelli","orcid":"https://orcid.org/0000-0002-7742-0332"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marco Mattavelli","raw_affiliation_strings":["EPFL SCI STI MM, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL SCI STI MM, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6302,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70462876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"5003","last_page":"5007"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.953682541847229},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8514564037322998},{"id":"https://openalex.org/keywords/dimensioning","display_name":"Dimensioning","score":0.6745638251304626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5707720518112183},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5651382207870483},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5335453152656555},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5330843925476074},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.5247669219970703},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48678967356681824},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.4839630424976349},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.48364222049713135},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.45236796140670776},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4386539161205292},{"id":"https://openalex.org/keywords/model-of-computation","display_name":"Model of computation","score":0.4102702736854553},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34385088086128235},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33888834714889526},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.29751500487327576},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16125455498695374},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09003069996833801}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.953682541847229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8514564037322998},{"id":"https://openalex.org/C89714869","wikidata":"https://www.wikidata.org/wiki/Q2280470","display_name":"Dimensioning","level":2,"score":0.6745638251304626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5707720518112183},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5651382207870483},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5335453152656555},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5330843925476074},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.5247669219970703},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48678967356681824},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.4839630424976349},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.48364222049713135},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.45236796140670776},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4386539161205292},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.4102702736854553},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34385088086128235},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33888834714889526},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.29751500487327576},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16125455498695374},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09003069996833801},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icassp.2014.6854554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2014.6854554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:203899","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/203899","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:203899","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/203899","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W202631676","https://openalex.org/W1535347731","https://openalex.org/W1741246166","https://openalex.org/W1855080238","https://openalex.org/W2013878293","https://openalex.org/W2046026558","https://openalex.org/W2091158003","https://openalex.org/W2093716079","https://openalex.org/W2107156043","https://openalex.org/W2121817468","https://openalex.org/W2127044011","https://openalex.org/W2131111769","https://openalex.org/W2150616522","https://openalex.org/W2164084134","https://openalex.org/W2294394537","https://openalex.org/W2918106430","https://openalex.org/W4245390350"],"related_works":["https://openalex.org/W2277357125","https://openalex.org/W4229975623","https://openalex.org/W2077180914","https://openalex.org/W2188794726","https://openalex.org/W2108674173","https://openalex.org/W1484403103","https://openalex.org/W1743410484","https://openalex.org/W2032571270","https://openalex.org/W2017802743","https://openalex.org/W1832272004"],"abstract_inverted_index":{"Minimizing":[0],"buffer":[1,25,66,95],"sizes":[2,26,42],"of":[3,64,74,78,91],"dynamic":[4,75],"dataflow":[5,76,82],"implementations":[6],"without":[7],"introducing":[8],"deadlocks":[9],"or":[10,38],"reducing":[11],"the":[12,71,81],"design":[13,22,48,54,111,120],"performance":[14],"is":[15,115],"in":[16],"general":[17],"an":[18,59,88,122,128],"important":[19],"and":[20,62,101],"useful":[21],"objective.":[23],"Indeed,":[24],"that":[27],"are":[28,49],"too":[29],"small":[30],"causing":[31],"a":[32,45,52,93,102],"system":[33],"to":[34,44,104],"deadlock":[35],"during":[36],"execution,":[37],"dimensioning":[39],"unnecessarily":[40],"large":[41],"leading":[43],"resource":[46],"inefficient":[47],"both":[50],"not":[51],"desired":[53],"option.":[55],"This":[56],"paper":[57,86],"presents":[58,87],"implementation,":[60],"validation,":[61],"comparison":[63],"several":[65],"size":[67,96],"optimization":[68],"techniques":[69],"for":[70,98,109],"generic":[72],"class":[73],"model":[77],"computation":[79],"called":[80],"process":[83],"network.":[84],"The":[85,113],"heuristic":[89],"capable":[90],"finding":[92],"close-to-minimum":[94],"configuration":[97],"deadlock-free":[99],"executions,":[100],"methodology":[103],"efficiently":[105],"explore":[106],"different":[107],"configurations":[108],"feasible":[110],"alternatives.":[112],"approach":[114],"demonstrated":[116],"using":[117],"as":[118],"experimental":[119],"case,":[121],"MPEG-4":[123],"AVC/H.264":[124],"decoder":[125],"implemented":[126],"on":[127],"FPGA.":[129]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}