{"id":"https://openalex.org/W2102802899","doi":"https://doi.org/10.1109/icassp.2012.6288206","title":"Efficient data transfer operations for a SIMD processor array system","display_name":"Efficient data transfer operations for a SIMD processor array system","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2102802899","doi":"https://doi.org/10.1109/icassp.2012.6288206","mag":"2102802899"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2012.6288206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2012.6288206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087265838","display_name":"Hanno Lieske","orcid":"https://orcid.org/0000-0001-8641-2935"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hanno Lieske","raw_affiliation_strings":["Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108287719","display_name":"Shorin Kyo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shorin Kyo","raw_affiliation_strings":["Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056980882","display_name":"Shohei Nomoto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shohei Nomoto","raw_affiliation_strings":["Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029642267","display_name":"Sunao Torii","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Sunao Torii","raw_affiliation_strings":["Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031093818","display_name":"Y. Kobayashi","orcid":"https://orcid.org/0000-0002-0631-361X"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuki Kobayashi","raw_affiliation_strings":["Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057468517","display_name":"Yasuyuki Ninomiya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuyuki Ninomiya","raw_affiliation_strings":["Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036447055","display_name":"Shinichiro Okazaki","orcid":"https://orcid.org/0000-0002-5552-1319"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinichiro Okazaki","raw_affiliation_strings":["Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Systems Research, LSI Research Laboratory, Renesas Electronics Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.18492402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1625","last_page":"1628"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.9442736506462097},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8290811777114868},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.6860809326171875},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6091187000274658},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.5681528449058533},{"id":"https://openalex.org/keywords/inefficiency","display_name":"Inefficiency","score":0.47982239723205566},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3009147047996521}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.9442736506462097},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8290811777114868},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.6860809326171875},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6091187000274658},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.5681528449058533},{"id":"https://openalex.org/C2778869765","wikidata":"https://www.wikidata.org/wiki/Q6028363","display_name":"Inefficiency","level":2,"score":0.47982239723205566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3009147047996521},{"id":"https://openalex.org/C175444787","wikidata":"https://www.wikidata.org/wiki/Q39072","display_name":"Microeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.2012.6288206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2012.6288206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1482428446","https://openalex.org/W1608462934","https://openalex.org/W2094773060","https://openalex.org/W2110914625","https://openalex.org/W2153463785","https://openalex.org/W3214102110"],"related_works":["https://openalex.org/W2102802899","https://openalex.org/W10042887","https://openalex.org/W2758348317","https://openalex.org/W1897440242","https://openalex.org/W1967979316","https://openalex.org/W2604564350","https://openalex.org/W2362533971","https://openalex.org/W2218233845","https://openalex.org/W2370550542","https://openalex.org/W2232108453"],"abstract_inverted_index":{"The":[0],"SIMD":[1,28,40,52,69,120],"(single":[2],"instruction,":[3],"multiple":[4],"data)":[5],"control":[6,16],"style":[7],"achieves":[8],"a":[9,27,117],"very":[10],"cost":[11],"effective":[12],"processor":[13,31,41,122],"element":[14],"(PE)":[15],"mechanism.":[17],"In":[18],"this":[19],"paper,":[20],"two":[21],"efficient":[22],"data":[23,57,77],"transfer":[24,58,78,95],"operations":[25,96],"for":[26,87,92,116],"PE":[29,63,119],"array":[30,121],"are":[32],"proposed":[33],"to":[34],"address":[35],"the":[36,51,68,106],"inefficiency":[37],"of":[38,59,72,79,113],"most":[39],"arrays":[42],"in":[43],"performing":[44],"irregular":[45],"memory":[46],"access":[47,54,74],"per":[48],"PE.":[49,89],"First,":[50],"random":[53],"provides":[55],"simultaneous":[56],"randomly,":[60],"from":[61],"each":[62,88],"independently":[64],"addressed":[65],"elements.":[66],"Second,":[67],"ROI":[70,80,85],"(region":[71],"interest)":[73],"enables":[75],"concurrent":[76],"areas":[81],"with":[82],"optional":[83],"different":[84],"parameters":[86],"Speed-up":[90],"values":[91],"both":[93],"new":[94],"show":[97],"an":[98,110],"at":[99],"least":[100],"six":[101],"times":[102],"faster":[103],"execution":[104],"and":[105],"synthesis":[107],"output":[108],"reports":[109],"area":[111],"increase":[112],"merely":[114],"1%":[115],"32":[118],"configuration.":[123]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}