{"id":"https://openalex.org/W2104070819","doi":"https://doi.org/10.1109/icassp.2012.6288188","title":"Loop scheduling optimization for chip-multiprocessors with non-volatile main memory","display_name":"Loop scheduling optimization for chip-multiprocessors with non-volatile main memory","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2104070819","doi":"https://doi.org/10.1109/icassp.2012.6288188","mag":"2104070819"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2012.6288188","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2012.6288188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100322845","display_name":"Yan Wang","orcid":"https://orcid.org/0000-0002-9462-3983"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yan Wang","raw_affiliation_strings":["College of Information Science and Engineering, Hunan University, Hunan, China"],"affiliations":[{"raw_affiliation_string":"College of Information Science and Engineering, Hunan University, Hunan, China","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030160109","display_name":"Jiayi Du","orcid":"https://orcid.org/0000-0002-0656-0282"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiayi Du","raw_affiliation_strings":["College of Information Science and Engineering, Hunan University, Hunan, China"],"affiliations":[{"raw_affiliation_string":"College of Information Science and Engineering, Hunan University, Hunan, China","institution_ids":["https://openalex.org/I16609230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066534595","display_name":"Jingtong Hu","orcid":"https://orcid.org/0000-0003-4029-4034"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jingtong Hu","raw_affiliation_strings":["Department of Computer Science, University of Texas, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Texas, Dallas, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005358696","display_name":"Qingfeng Zhuge","orcid":"https://orcid.org/0000-0002-1107-3470"},"institutions":[{"id":"https://openalex.org/I158842170","display_name":"Chongqing University","ror":"https://ror.org/023rhb549","country_code":"CN","type":"education","lineage":["https://openalex.org/I158842170"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingfeng Zhuge","raw_affiliation_strings":["College of Computer Science, Chongqing University, Chongqing, China"],"affiliations":[{"raw_affiliation_string":"College of Computer Science, Chongqing University, Chongqing, China","institution_ids":["https://openalex.org/I158842170"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077381252","display_name":"Edwin H.\u2010M. Sha","orcid":"https://orcid.org/0000-0001-5605-5631"},"institutions":[{"id":"https://openalex.org/I158842170","display_name":"Chongqing University","ror":"https://ror.org/023rhb549","country_code":"CN","type":"education","lineage":["https://openalex.org/I158842170"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Edwin H.-M. Sha","raw_affiliation_strings":["College of Computer Science, Chongqing University, Chongqing, China","Department of Computer Science, University of Texas, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"College of Computer Science, Chongqing University, Chongqing, China","institution_ids":["https://openalex.org/I158842170"]},{"raw_affiliation_string":"Department of Computer Science, University of Texas, Dallas, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100322845"],"corresponding_institution_ids":["https://openalex.org/I16609230"],"apc_list":null,"apc_paid":null,"fwci":1.4503,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82218475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"16","issue":null,"first_page":"1553","last_page":"1556"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7742927074432373},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7528474926948547},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.501929521560669},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.461472749710083},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3698117136955261},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06371155381202698}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7742927074432373},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7528474926948547},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.501929521560669},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.461472749710083},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3698117136955261},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06371155381202698},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.2012.6288188","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2012.6288188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1984418330","https://openalex.org/W2001363041","https://openalex.org/W2128806382","https://openalex.org/W2144351373","https://openalex.org/W2156349951","https://openalex.org/W2170713926","https://openalex.org/W6679175206","https://openalex.org/W6681143753","https://openalex.org/W6685185861"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"Non-Volatile":[0],"Memories":[1],"(NVMs)":[2],"have":[3,26],"many":[4],"advantages":[5],"over":[6],"traditional":[7],"DRAM.":[8],"It":[9],"is":[10,40,145],"desirable":[11],"to":[12,30,37,60,66,80,90,132],"apply":[13],"NVM":[14,116,128],"as":[15,97],"main":[16,98],"memory":[17],"in":[18,50],"embedded":[19,74],"Chip":[20],"Multi-Processor":[21],"(CMP)":[22],"systems.":[23],"However,":[24,56],"NVMs":[25,39,92],"drawbacks":[27],"that":[28,104],"need":[29],"be":[31,130],"overcome.":[32],"That":[33],"is,":[34],"a":[35],"write":[36,88,113],"the":[38,44,67,87,91,105,110,124,141],"expensive.":[41],"Loops":[42],"are":[43,58,95],"most":[45],"critical":[46],"and":[47,77,140],"time-consuming":[48],"part":[49],"digital":[51],"signal":[52],"processing":[53],"(DSP)":[54],"applications.":[55],"loops":[57],"difficult":[59],"parallelize":[61],"on":[62,73,115,119,149],"multi-processor":[63],"systems":[64,76],"due":[65],"inter-iteration":[68],"dependencies.":[69],"This":[70],"paper":[71],"targets":[72],"CMP":[75],"proposes":[78],"techniques":[79],"improve":[81],"loop":[82],"parallelism":[83],"while":[84],"considering":[85],"reducing":[86],"activities":[89,114],"when":[93],"they":[94],"used":[96],"memory.":[99],"The":[100],"experimental":[101],"results":[102],"show":[103],"proposed":[106],"algorithm":[107],"can":[108,129],"reduce":[109],"number":[111],"of":[112,127],"by":[117,147],"21.1%":[118],"average.":[120,150],"In":[121],"other":[122],"words,":[123],"average":[125],"lifetime":[126],"extended":[131],"at":[133],"least":[134],"2":[135],"times":[136],"longer":[137],"than":[138],"before":[139],"total":[142],"schedule":[143],"length":[144],"reduced":[146],"19.6%":[148]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}