{"id":"https://openalex.org/W2097518453","doi":"https://doi.org/10.1109/icassp.2011.5946801","title":"A low-power implantable neuroprocessor on nano-FPGA for Brain Machine interface applications","display_name":"A low-power implantable neuroprocessor on nano-FPGA for Brain Machine interface applications","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2097518453","doi":"https://doi.org/10.1109/icassp.2011.5946801","mag":"2097518453"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2011.5946801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2011.5946801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100412168","display_name":"Fei Zhang","orcid":"https://orcid.org/0000-0002-1957-0543"},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Fei Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Michigan State University, East Lansing, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Michigan State University, East Lansing, MI, USA","institution_ids":["https://openalex.org/I87216513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111846949","display_name":"Mehdi Aghagolzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehdi Aghagolzadeh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Michigan State University, East Lansing, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Michigan State University, East Lansing, MI, USA","institution_ids":["https://openalex.org/I87216513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051965060","display_name":"Karim Oweiss","orcid":"https://orcid.org/0000-0002-1175-7258"},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karim Oweiss","raw_affiliation_strings":["Department of Electrical and Computer Engineering, and Neuroscience Program, Michigan State University, East Lansing, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, and Neuroscience Program, Michigan State University, East Lansing, MI, USA","institution_ids":["https://openalex.org/I87216513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100412168"],"corresponding_institution_ids":["https://openalex.org/I87216513"],"apc_list":null,"apc_paid":null,"fwci":0.2748,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.57839863,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":null,"first_page":"1593","last_page":"1596"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7699300050735474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6588201522827148},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.6313852071762085},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6036459803581238},{"id":"https://openalex.org/keywords/spike-sorting","display_name":"Spike sorting","score":0.5887898206710815},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5848327875137329},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5671197175979614},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5618394017219543},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5117330551147461},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5066829323768616},{"id":"https://openalex.org/keywords/nano","display_name":"Nano-","score":0.4118143320083618},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2047201693058014},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09851151704788208}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7699300050735474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6588201522827148},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.6313852071762085},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6036459803581238},{"id":"https://openalex.org/C2777613131","wikidata":"https://www.wikidata.org/wiki/Q2003571","display_name":"Spike sorting","level":3,"score":0.5887898206710815},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5848327875137329},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5671197175979614},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5618394017219543},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5117330551147461},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5066829323768616},{"id":"https://openalex.org/C2780357685","wikidata":"https://www.wikidata.org/wiki/Q154357","display_name":"Nano-","level":2,"score":0.4118143320083618},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2047201693058014},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09851151704788208},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.2011.5946801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2011.5946801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W634199471","https://openalex.org/W1129429933","https://openalex.org/W2065833894","https://openalex.org/W2098179667","https://openalex.org/W2100737044","https://openalex.org/W2120537015","https://openalex.org/W2144310300","https://openalex.org/W2148841250","https://openalex.org/W2156017211","https://openalex.org/W2157468984","https://openalex.org/W2157720273","https://openalex.org/W2165280873","https://openalex.org/W2169866873","https://openalex.org/W2177464813","https://openalex.org/W3142095621","https://openalex.org/W4253453051","https://openalex.org/W6675012816"],"related_works":["https://openalex.org/W2889678141","https://openalex.org/W3166235535","https://openalex.org/W3210190780","https://openalex.org/W4293863178","https://openalex.org/W2775502545","https://openalex.org/W2258758453","https://openalex.org/W2068711549","https://openalex.org/W1968361507","https://openalex.org/W2124872530","https://openalex.org/W1513404712"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,32],"implementation":[4],"of":[5,28,31,50,70],"a":[6,83],"low-power":[7],"and":[8,17,37,74],"implantable":[9],"neuroprocessor":[10],"on":[11,82],"low-cost":[12],"nano-FPGA":[13],"for":[14,67],"data":[15,52],"reduction":[16],"on-the-fly":[18],"spike":[19],"sorting":[20],"in":[21],"Brain":[22],"Machine":[23],"Interface":[24],"applications.":[25],"Detailed":[26],"analysis":[27],"efficient":[29],"utilization":[30],"hardware":[33],"resources,":[34],"power":[35,65],"consumption":[36,66],"design":[38],"scalability":[39],"are":[40],"provided.":[41],"The":[42],"prototype":[43],"we":[44],"report":[45],"here":[46],"enables":[47],"simultaneous":[48],"processing":[49],"32-channel":[51],"sampled":[53],"at":[54,76],"25":[55],"kHz/channel":[56],"with":[57,60],"8-bit/sample":[58],"resolution":[59],"less":[61],"than":[62],"5":[63,84,87],"mW":[64],"all":[68],"modes":[69],"operation":[71],"(monitoring,":[72],"compression":[73],"sensing)":[75],"1.2":[77],"V":[78],"core":[79],"voltage":[80],"supply":[81],"mm":[85,88],"\u00d7":[86],"nano-FPGA.":[89]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}