{"id":"https://openalex.org/W2167060712","doi":"https://doi.org/10.1109/icassp.2008.4517884","title":"Systematic generation of FPGA-based FFT implementations","display_name":"Systematic generation of FPGA-based FFT implementations","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2167060712","doi":"https://doi.org/10.1109/icassp.2008.4517884","mag":"2167060712"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2008.4517884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2008.4517884","pdf_url":null,"source":{"id":"https://openalex.org/S4363607879","display_name":"IEEE International Conference on Acoustics Speech and Signal Processing","issn_l":"1520-6149","issn":["1520-6149","2379-190X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Acoustics, Speech and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050604337","display_name":"Hojin Kee","orcid":"https://orcid.org/0000-0001-8841-183X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hojin Kee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030140152","display_name":"Newton Petersen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124763","display_name":"National Instruments (United States)","ror":"https://ror.org/026exqw73","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117810","https://openalex.org/I4210124763"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Newton Petersen","raw_affiliation_strings":["National Instruments Corporation, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Instruments Corporation, Austin, USA","institution_ids":["https://openalex.org/I4210124763"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081017683","display_name":"Jacob Kornerup","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124763","display_name":"National Instruments (United States)","ror":"https://ror.org/026exqw73","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117810","https://openalex.org/I4210124763"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob Kornerup","raw_affiliation_strings":["National Instruments Corporation, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Instruments Corporation, Austin, USA","institution_ids":["https://openalex.org/I4210124763"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038036261","display_name":"Shuvra S. Bhattacharyya","orcid":"https://orcid.org/0000-0001-7719-1106"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuvra S. Bhattacharyya","raw_affiliation_strings":["Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8986,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.87788124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1413","last_page":"1416"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.9377651214599609},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.851341187953949},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8420860171318054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7997446060180664},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6167839169502258},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43710535764694214},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4246056079864502},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3790625035762787},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21173450350761414},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.06776818633079529}],"concepts":[{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.9377651214599609},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.851341187953949},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8420860171318054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7997446060180664},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6167839169502258},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43710535764694214},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4246056079864502},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3790625035762787},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21173450350761414},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.06776818633079529},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icassp.2008.4517884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2008.4517884","pdf_url":null,"source":{"id":"https://openalex.org/S4363607879","display_name":"IEEE International Conference on Acoustics Speech and Signal Processing","issn_l":"1520-6149","issn":["1520-6149","2379-190X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Acoustics, Speech and Signal Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.143.9318","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.143.9318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umd.edu/DSPCAD/papers/kee2008x1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1588280643","https://openalex.org/W1600409781","https://openalex.org/W1873686568","https://openalex.org/W2061171222","https://openalex.org/W2102030243","https://openalex.org/W2168847677","https://openalex.org/W6635871270"],"related_works":["https://openalex.org/W2148967747","https://openalex.org/W4256534760","https://openalex.org/W3008658471","https://openalex.org/W2133860611","https://openalex.org/W1986517065","https://openalex.org/W2101300176","https://openalex.org/W2996717348","https://openalex.org/W2140004291","https://openalex.org/W2522016274","https://openalex.org/W2134084442"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,81],"propose":[4],"a":[5,111,138],"systemic":[6],"approach":[7,22,50,109,165],"for":[8,40,137],"synthesizing":[9],"field-programmable":[10],"gate":[11],"array":[12],"(FPGA)":[13],"implementations":[14,86,133,174],"of":[15,28,36,42,70,89,106,141,169,182,188,200],"fast":[16],"Fourier":[17],"transform":[18],"(FFT)":[19],"computations.":[20],"Our":[21,49,144],"considers":[23],"both":[24,41],"cost":[25,71],"(in":[26,34],"terms":[27,35,69,88],"FPGA":[29,90,114,201],"resource":[30],"requirements),":[31],"and":[32,38,58,72,181],"performance":[33,142,179],"throughput),":[37],"optimizes":[39],"these":[43,77,156],"dimensions":[44],"based":[45,175,184],"on":[46,176,185],"user-specified":[47,178],"requirements.":[48],"involves":[51],"two":[52,78],"orthogonal":[53],"techniques-FFT":[54],"inner":[55],"loop":[56,60,190],"unrolling":[57,61,191],"outer":[59],"-":[62,119],"to":[63,98,172,197],"perform":[64],"design":[65],"space":[66],"exploration":[67],"in":[68,87,95,124,151],"performance.":[73],"By":[74],"appropriately":[75],"combining":[76],"forms":[79],"unrolling,":[80],"can":[82,194],"achieve":[83],"cost-optimized":[84],"FFT":[85,121,132,189],"slices":[91],"or":[92],"block":[93],"RAMs":[94],"FPGA,":[96],"subject":[97],"the":[99,104,120,125,161,167],"required":[100],"throughput.":[101],"We":[102],"compared":[103],"results":[105,145],"our":[107,164],"synthesis":[108],"with":[110],"recently-introduced":[112],"commercial":[113,157],"intellectual":[115],"property":[116],"(IP)":[117],"core":[118],"IP":[122,158],"module":[123],"Xilinx":[126],"LogiCore":[127],"Library,":[128],"which":[129,193],"provides":[130,166],"different":[131,198],"that":[134,149],"are":[135,150],"optimized":[136],"limited":[139],"set":[140],"levels.":[143],"demonstrate":[146],"efficiency":[147],"levels":[148],"some":[152],"cases":[153],"better":[154],"than":[155],"blocks.":[159],"At":[160],"same":[162],"time,":[163],"advantages":[168],"being":[170,183],"able":[171],"optimize":[173],"arbitrary,":[177],"levels,":[180],"general":[186],"formulations":[187],"trade-offs,":[192],"be":[195],"retargeted":[196],"kinds":[199],"devices.":[202]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
