{"id":"https://openalex.org/W2106025774","doi":"https://doi.org/10.1109/icassp.2005.1416256","title":"Hardware-Efficient Distributed Arithmetic Architecture for High-Order Digital Filters","display_name":"Hardware-Efficient Distributed Arithmetic Architecture for High-Order Digital Filters","publication_year":2006,"publication_date":"2006-10-04","ids":{"openalex":"https://openalex.org/W2106025774","doi":"https://doi.org/10.1109/icassp.2005.1416256","mag":"2106025774"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2005.1416256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2005.1416256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110965873","display_name":"Heejong Yoo","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Heejong Yoo","raw_affiliation_strings":["Center for Signal and Image Processing, School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal and Image Processing, School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033437141","display_name":"David V. Anderson","orcid":"https://orcid.org/0000-0002-8571-4613"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.V. Anderson","raw_affiliation_strings":["Center for Signal and Image Processing, School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal and Image Processing, School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":97,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"125","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8480835556983948},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.74262535572052},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6892563700675964},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5188318490982056},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5000748634338379},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4968924820423126},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44400084018707275},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4437887370586395},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4353313148021698},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4253879487514496},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4166754186153412},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32583683729171753},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2024601399898529},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.1806822121143341},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14210742712020874}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8480835556983948},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74262535572052},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6892563700675964},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5188318490982056},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5000748634338379},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4968924820423126},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44400084018707275},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4437887370586395},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4353313148021698},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4253879487514496},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4166754186153412},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32583683729171753},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2024601399898529},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.1806822121143341},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14210742712020874},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.2005.1416256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2005.1416256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2006179350","https://openalex.org/W2009630712","https://openalex.org/W2095603848","https://openalex.org/W2139978032","https://openalex.org/W2151016850","https://openalex.org/W2164910164","https://openalex.org/W3103339143","https://openalex.org/W6682265424"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W3082309838","https://openalex.org/W2142508560","https://openalex.org/W2022633778","https://openalex.org/W2746028461","https://openalex.org/W2308444316","https://openalex.org/W2799699812","https://openalex.org/W2787169372","https://openalex.org/W1905171934"],"abstract_inverted_index":{"The":[0,14],"paper":[1],"presents":[2],"a":[3,20,95],"new":[4],"memory-efficient":[5],"distributed":[6],"arithmetic":[7],"(DA)":[8],"architecture":[9,16,92],"for":[10,24,32],"high-order":[11,33],"FIR":[12,97],"filters.":[13],"proposed":[15,90],"is":[17],"based":[18],"on":[19,63],"memory":[21,51],"reduction":[22,52],"technique":[23,53],"DA":[25,91,109],"look-up-tables":[26],"(LUTs);":[27],"it":[28],"requires":[29],"fewer":[30],"transistors":[31],"filters":[34],"than":[35,105],"original":[36,107],"LUT-based":[37,108],"DA,":[38],"DA-offset":[39],"binary":[40],"coding":[41],"(DA-OBC),":[42],"and":[43,82,110],"the":[44,50,56,89,106,111],"LUT-less":[45,112],"DA-OBC.":[46,113],"Recursive":[47],"iteration":[48],"of":[49,59],"significantly":[54,100],"increases":[55],"maximum":[57],"number":[58],"filter":[60,98],"order":[61],"implementable":[62],"an":[64],"FPGA":[65,84],"platform":[66],"by":[67],"not":[68],"only":[69],"saving":[70],"transistor":[71],"counts,":[72],"but":[73],"also":[74],"balancing":[75],"hardware":[76],"usage":[77,103],"between":[78],"logic":[79],"element":[80],"(LE)":[81],"memory.":[83],"implementation":[85],"results":[86],"confirm":[87],"that":[88],"can":[93],"implement":[94],"1024-tap":[96],"with":[99],"smaller":[101],"area":[102],"(<50%)":[104]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":14},{"year":2012,"cited_by_count":12}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}