{"id":"https://openalex.org/W1483641066","doi":"https://doi.org/10.1109/icassp.2005.1416241","title":"Rapid Generation of Hardware Functionality in Heterogeneous Platforms","display_name":"Rapid Generation of Hardware Functionality in Heterogeneous Platforms","publication_year":2006,"publication_date":"2006-10-04","ids":{"openalex":"https://openalex.org/W1483641066","doi":"https://doi.org/10.1109/icassp.2005.1416241","mag":"1483641066"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2005.1416241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2005.1416241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084484924","display_name":"D. Reilly","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"D. Reilly","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043910265","display_name":"Roger Woods","orcid":"https://orcid.org/0000-0001-6201-4270"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Woods","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036512274","display_name":"John McAllister","orcid":"https://orcid.org/0000-0002-4017-115X"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J. McAllister","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Queen''s University Belfast, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Queen''s University Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002838991","display_name":"R. Walke","orcid":null},"institutions":[{"id":"https://openalex.org/I173869447","display_name":"Qinetiq (United Kingdom)","ror":"https://ror.org/02f60yb64","country_code":"GB","type":"company","lineage":["https://openalex.org/I173869447"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Walke","raw_affiliation_strings":["Real Time Embedded Systems, QinetiQ Limited, Great Malvern, Worcestershire, UK"],"affiliations":[{"raw_affiliation_string":"Real Time Embedded Systems, QinetiQ Limited, Great Malvern, Worcestershire, UK","institution_ids":["https://openalex.org/I173869447"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5084484924"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0434252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"65","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8355326652526855},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7829371690750122},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7343884110450745},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.712247371673584},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6958673000335693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5994819402694702},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5873875617980957},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5555614233016968},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.5252487063407898},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.46381422877311707},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4612419009208679},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4227813482284546},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4190558195114136},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24767935276031494},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09838494658470154}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8355326652526855},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7829371690750122},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7343884110450745},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.712247371673584},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6958673000335693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5994819402694702},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5873875617980957},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5555614233016968},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.5252487063407898},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.46381422877311707},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4612419009208679},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4227813482284546},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4190558195114136},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24767935276031494},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09838494658470154},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icassp.2005.1416241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2005.1416241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/3b27d482-0934-4438-9a24-c71b520e4ed4","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/3b27d482-0934-4438-9a24-c71b520e4ed4","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Reilly, D, Woods, R, McAllister, J & Walke, R 2005, 'Rapid Generation of Hardware Functionality in Heterogeneous Platforms', Paper presented at IEEE International Conference on Acoustics, Speech, and Signal Processing 2005, Philadelphia, United States, 21/03/2005 - 23/03/2005 pp. V65-V68.","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1545917641","https://openalex.org/W1565827885","https://openalex.org/W2011703438","https://openalex.org/W2041650442","https://openalex.org/W2108824541","https://openalex.org/W2110656410","https://openalex.org/W2112985988","https://openalex.org/W2140837302","https://openalex.org/W2603529789","https://openalex.org/W3144238369","https://openalex.org/W4236885914","https://openalex.org/W6673619145","https://openalex.org/W6793301430"],"related_works":["https://openalex.org/W2535403365","https://openalex.org/W2091330445","https://openalex.org/W2476941693","https://openalex.org/W1486911645","https://openalex.org/W2387024331","https://openalex.org/W1931527840","https://openalex.org/W2380540763","https://openalex.org/W2468031566","https://openalex.org/W2261680763","https://openalex.org/W1976102697"],"abstract_inverted_index":{"One":[0],"of":[1,14,30,80],"the":[2,11,63,69,78],"key":[3],"problems":[4],"in":[5,57],"complex":[6],"digital":[7],"system":[8,45],"design":[9,34],"is":[10,74],"rapid":[12],"generation":[13],"efficient":[15],"hardware":[16],"functionality.":[17],"The":[18,52],"paper":[19],"introduces":[20],"an":[21],"architecture":[22,53],"template":[23],"for":[24,36,48],"targeting":[25],"FPGA":[26,50],"implementations":[27],"as":[28],"part":[29],"a":[31,41],"dataflow":[32],"based":[33],"flow":[35],"heterogeneous":[37],"platforms,":[38],"thereby":[39],"allowing":[40,62],"designer":[42],"to":[43,65,68,76,89],"perform":[44],"level":[46],"optimizations":[47],"consistent":[49],"performance.":[51],"provides":[54],"scalable":[55],"capabilities":[56,79],"both":[58],"communications":[59],"and":[60],"processing":[61],"core":[64],"be":[66],"scaled":[67],"problem":[70],"size.":[71],"Matrix":[72],"multiplication":[73],"used":[75],"demonstrate":[77],"this":[81],"methodology":[82],"giving":[83],"speeds":[84],"ranging":[85],"from":[86],"121.4":[87],"MHz":[88,91],"188.3":[90],"without":[92],"optimization.":[93]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}