{"id":"https://openalex.org/W2120245481","doi":"https://doi.org/10.1109/icassp.2004.1327072","title":"A novel high performance distributed arithmetic adaptive filter implementation on an FPGA","display_name":"A novel high performance distributed arithmetic adaptive filter implementation on an FPGA","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2120245481","doi":"https://doi.org/10.1109/icassp.2004.1327072","mag":"2120245481"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2004.1327072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2004.1327072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061666774","display_name":"D.J. Allred","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.J. Allred","raw_affiliation_strings":["Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110965873","display_name":"Heejong Yoo","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Heejong Yoo","raw_affiliation_strings":["Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058219179","display_name":"V. Krishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Krishnan","raw_affiliation_strings":["Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110218096","display_name":"W. Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Huang","raw_affiliation_strings":["Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033437141","display_name":"David V. Anderson","orcid":"https://orcid.org/0000-0002-8571-4613"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.V. Anderson","raw_affiliation_strings":["Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal and Image Processing, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Center for Signal & Image Process, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"161"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8913379907608032},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7826797962188721},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7613992094993591},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.5554816126823425},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5375805497169495},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.5295418500900269},{"id":"https://openalex.org/keywords/adaptive-filter","display_name":"Adaptive filter","score":0.5165414214134216},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5129703879356384},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4859062731266022},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.45782360434532166},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42534810304641724},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4083419740200043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3522067964076996},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33721208572387695},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21828654408454895},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10446605086326599}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8913379907608032},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7826797962188721},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7613992094993591},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5554816126823425},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5375805497169495},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.5295418500900269},{"id":"https://openalex.org/C102248274","wikidata":"https://www.wikidata.org/wiki/Q168388","display_name":"Adaptive filter","level":2,"score":0.5165414214134216},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5129703879356384},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4859062731266022},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.45782360434532166},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42534810304641724},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4083419740200043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3522067964076996},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33721208572387695},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21828654408454895},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10446605086326599},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.2004.1327072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2004.1327072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1492221128","https://openalex.org/W1538008395","https://openalex.org/W1978218202","https://openalex.org/W1979156345","https://openalex.org/W1999542175","https://openalex.org/W2095603848","https://openalex.org/W2123008137","https://openalex.org/W4234191423"],"related_works":["https://openalex.org/W3082309838","https://openalex.org/W2058793688","https://openalex.org/W2510992755","https://openalex.org/W2022633778","https://openalex.org/W2746028461","https://openalex.org/W2308444316","https://openalex.org/W4313145068","https://openalex.org/W1902114972","https://openalex.org/W2810377961","https://openalex.org/W126808228"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3,51,62,76],"FIR":[4],"adaptive":[5,98],"filter":[6,99],"implementation,":[7],"using":[8,66],"a":[9,27,41,55,67,92],"multiplier-free":[10],"architecture,":[11],"is":[12,16,59,73],"presented.":[13],"The":[14,47,71],"implementation":[15],"based":[17],"on":[18,54,75],"distributed":[19],"arithmetic":[20],"(DA)":[21],"which":[22],"substitutes":[23],"multiply-and-accumulate":[24],"operations":[25],"with":[26],"series":[28],"of":[29,40,82],"look-up-table":[30],"(LUT)":[31],"accesses.":[32],"This":[33,58],"can":[34,100],"be":[35,101],"achieved":[36],"at":[37],"the":[38,104],"cost":[39],"moderate":[42],"increase":[43],"in":[44],"memory":[45],"usage.":[46],"proposed":[48,105],"design":[49],"performs":[50],"LMS-type":[52],"adaptation":[53],"sample-by-sample":[56],"basis.":[57],"accomplished":[60],"by":[61],"innovative":[63],"LUT":[64],"update":[65],"matched":[68],"auxiliary":[69],"LUT.":[70],"system":[72],"implemented":[74],"FPGA":[77],"that":[78,91],"enables":[79],"rapid":[80],"prototyping":[81],"digital":[83],"circuits.":[84],"Implementation":[85],"results":[86],"are":[87],"provided":[88],"to":[89],"demonstrate":[90],"high-speed,":[93],"low":[94],"logic":[95],"complexity":[96],"LMS":[97],"realized":[102],"employing":[103],"architecture.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}