{"id":"https://openalex.org/W2104078774","doi":"https://doi.org/10.1109/icassp.2004.1327046","title":"Regular mapping for coarse-grained reconfigurable architectures","display_name":"Regular mapping for coarse-grained reconfigurable architectures","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2104078774","doi":"https://doi.org/10.1109/icassp.2004.1327046","mag":"2104078774"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2004.1327046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2004.1327046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072039340","display_name":"Frank Hannig","orcid":"https://orcid.org/0000-0003-3663-6484"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"F. Hannig","raw_affiliation_strings":["Department of Computer Science 12, Hardware-Software-Co-Design, University of Erlangen Nuremberg, Germany","Dept. of Comput. Sci., Univ. of Erlangen-Nuremberg, Nuremberg, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science 12, Hardware-Software-Co-Design, University of Erlangen Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Univ. of Erlangen-Nuremberg, Nuremberg, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021931269","display_name":"Hritam Dutta","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Dutta","raw_affiliation_strings":["Department of Computer Science 12, Hardware-Software-Co-Design, University of Erlangen Nuremberg, Germany","Dept. of Comput. Sci., Univ. of Erlangen-Nuremberg, Nuremberg, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science 12, Hardware-Software-Co-Design, University of Erlangen Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Univ. of Erlangen-Nuremberg, Nuremberg, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110197894","display_name":"J. Teich","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Teich","raw_affiliation_strings":["Department of Computer Science 12, Hardware-Software-Co-Design, University of Erlangen Nuremberg, Germany","Dept. of Comput. Sci., Univ. of Erlangen-Nuremberg, Nuremberg, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science 12, Hardware-Software-Co-Design, University of Erlangen Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Univ. of Erlangen-Nuremberg, Nuremberg, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5072039340"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":3.9614,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.93303245,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7346035838127136},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43630069494247437},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4349902272224426}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7346035838127136},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43630069494247437},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4349902272224426}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icassp.2004.1327046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2004.1327046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.60.245","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.60.245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www12.informatik.uni-erlangen.de/publications/hannig/papers/HDT04b.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1504751168","https://openalex.org/W1550601003","https://openalex.org/W1801675113","https://openalex.org/W1976154177","https://openalex.org/W2008598932","https://openalex.org/W2025787141","https://openalex.org/W2048167605","https://openalex.org/W2070121263","https://openalex.org/W2115733366","https://openalex.org/W2117099910","https://openalex.org/W2135050419","https://openalex.org/W3092098238","https://openalex.org/W4243317907","https://openalex.org/W4250486818","https://openalex.org/W6630290363","https://openalex.org/W6638234908","https://openalex.org/W6783983391"],"related_works":["https://openalex.org/W1604898313","https://openalex.org/W2117014006","https://openalex.org/W4233815414","https://openalex.org/W2372170743","https://openalex.org/W1491899005","https://openalex.org/W2790489068","https://openalex.org/W1558545464","https://openalex.org/W2172791042","https://openalex.org/W1997145140","https://openalex.org/W2034384303"],"abstract_inverted_index":{"Similar":[0],"to":[1,37,43,91,99,164],"programmable":[2],"devices":[3,12],"such":[4],"as":[5,17],"processors":[6,75],"or":[7,63],"micro":[8],"controllers,":[9],"reconfigurable":[10,45,67,136],"logic":[11],"can":[13],"also":[14],"be":[15,38],"built":[16],"software,":[18],"by":[19,138,146],"programming":[20],"the":[21,24,94,110,118,150,169,172],"configuration":[22],"of":[23,33,50,52,113,121,171],"device.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29],"present":[30,126],"an":[31],"overview":[32],"constraints":[34,170],"which":[35,76,143],"have":[36],"considered":[39],"when":[40],"mapping":[41,86,132,160],"applications":[42],"coarse-grained":[44],"architectures.":[46],"The":[47,153],"application":[48],"areas":[49],"most":[51],"these":[53],"architectures":[54],"address":[55],"computational-intensive":[56],"algorithms":[57,134],"like":[58],"video":[59],"and":[60,102,117],"audio":[61],"processing":[62],"wireless":[64],"communication.":[65],"Therefore,":[66],"arrays":[68,137],"are":[69,77,88],"in":[70,149],"direct":[71],"competition":[72],"with":[73],"DSP":[74,95],"traditionally":[78],"used":[79],"for":[80,131],"digital":[81],"signal":[82],"processing.":[83],"Hence,":[84],"existing":[85],"methodologies":[87],"closely":[89],"related":[90],"approaches":[92],"from":[93],"world.":[96],"They":[97],"try":[98],"employ":[100],"pipelining":[101],"temporal":[103],"partitioning":[104],"but":[105],"they":[106],"do":[107],"not":[108],"exploit":[109],"full":[111],"parallelism":[112],"a":[114,127],"given":[115],"algorithm":[116],"computational":[119],"potential":[120],"typically":[122],"2D":[123],"arrays.":[124],"We":[125],"first":[128],"case":[129,154],"study":[130,155],"regular":[133,159],"onto":[135],"using":[139],"our":[140,158],"design":[141],"methodology":[142,161],"is":[144],"characterized":[145],"loop":[147],"parallelization":[148],"polytope":[151],"model.":[152],"shows":[156],"that":[157],"may":[162],"lead":[163],"highly":[165],"efficient":[166],"implementations":[167],"taking":[168],"architecture":[173],"into":[174],"account.":[175]},"counts_by_year":[{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}