{"id":"https://openalex.org/W2141418663","doi":"https://doi.org/10.1109/icassp.2004.1327043","title":"A methodology for IP integration into DSP SoC: a case study of a MAP algorithm for turbo decoder","display_name":"A methodology for IP integration into DSP SoC: a case study of a MAP algorithm for turbo decoder","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2141418663","doi":"https://doi.org/10.1109/icassp.2004.1327043","mag":"2141418663"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2004.1327043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2004.1327043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004215191","display_name":"Philippe Coussy","orcid":"https://orcid.org/0000-0002-7222-5271"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Coussy","raw_affiliation_strings":["LESTER LAB, UBS University, India","Lab-STICC_UBS_CACS_MOCS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LESTER LAB, UBS University, India","institution_ids":[]},{"raw_affiliation_string":"Lab-STICC_UBS_CACS_MOCS","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105889241","display_name":"David Gnaedig","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148559","display_name":"\u00c9cole nationale sup\u00e9rieure de techniques avanc\u00e9es Bretagne","ror":"https://ror.org/059n54003","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102","https://openalex.org/I4210148559"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Gnaedig","raw_affiliation_strings":["ENST Bretagne","Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENST Bretagne","institution_ids":["https://openalex.org/I4210148559"]},{"raw_affiliation_string":"Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056651959","display_name":"A. Najkha","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Najkha","raw_affiliation_strings":["Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041275081","display_name":"Adel Baganne","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Baganne","raw_affiliation_strings":["LESTER LAB, UBS University, India","Lab-STICC_UBS_CACS_MOCS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LESTER LAB, UBS University, India","institution_ids":[]},{"raw_affiliation_string":"Lab-STICC_UBS_CACS_MOCS","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054060190","display_name":"Emmanuel Boutillon","orcid":"https://orcid.org/0000-0003-2124-0786"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Boutillon","raw_affiliation_strings":["LESTER LAB, UBS University, India","Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LESTER LAB, UBS University, India","institution_ids":[]},{"raw_affiliation_string":"Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101952856","display_name":"\u00c9ric Martin","orcid":"https://orcid.org/0000-0002-2398-4503"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Martin","raw_affiliation_strings":["LESTER LAB, UBS University, India","Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LESTER LAB, UBS University, India","institution_ids":[]},{"raw_affiliation_string":"Laboratoire d'Electronique des Syst\u00e8mes TEmps R\u00e9el","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.59,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.83060576,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7900052070617676},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.653629720211029},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.504433274269104},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4867248833179474},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.48315614461898804},{"id":"https://openalex.org/keywords/turbo-equalizer","display_name":"Turbo equalizer","score":0.4778696894645691},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4610866904258728},{"id":"https://openalex.org/keywords/turbo","display_name":"Turbo","score":0.45140397548675537},{"id":"https://openalex.org/keywords/maximum-a-posteriori-estimation","display_name":"Maximum a posteriori estimation","score":0.4379218518733978},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4255070984363556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.423709511756897},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.2815653085708618},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27769654989242554},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10992184281349182}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7900052070617676},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.653629720211029},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.504433274269104},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4867248833179474},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.48315614461898804},{"id":"https://openalex.org/C12232224","wikidata":"https://www.wikidata.org/wiki/Q7853840","display_name":"Turbo equalizer","level":5,"score":0.4778696894645691},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4610866904258728},{"id":"https://openalex.org/C2776240298","wikidata":"https://www.wikidata.org/wiki/Q1138513","display_name":"Turbo","level":2,"score":0.45140397548675537},{"id":"https://openalex.org/C9810830","wikidata":"https://www.wikidata.org/wiki/Q635384","display_name":"Maximum a posteriori estimation","level":3,"score":0.4379218518733978},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4255070984363556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.423709511756897},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2815653085708618},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27769654989242554},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10992184281349182},{"id":"https://openalex.org/C46462455","wikidata":"https://www.wikidata.org/wiki/Q5395712","display_name":"Error floor","level":4,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C49781872","wikidata":"https://www.wikidata.org/wiki/Q1045555","display_name":"Maximum likelihood","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.0},{"id":"https://openalex.org/C171146098","wikidata":"https://www.wikidata.org/wiki/Q124192","display_name":"Automotive engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.2004.1327043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2004.1327043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W54026616","https://openalex.org/W64738723","https://openalex.org/W1529130237","https://openalex.org/W1551956513","https://openalex.org/W2041031309","https://openalex.org/W2118863037","https://openalex.org/W2121606987","https://openalex.org/W2123572303","https://openalex.org/W2135040510","https://openalex.org/W2141619954","https://openalex.org/W2142084809","https://openalex.org/W2159526353","https://openalex.org/W2987657883","https://openalex.org/W3112199566","https://openalex.org/W4245533427","https://openalex.org/W6602220975","https://openalex.org/W6602667434","https://openalex.org/W6680826953","https://openalex.org/W6786962349"],"related_works":["https://openalex.org/W2363507870","https://openalex.org/W2348997984","https://openalex.org/W1562642891","https://openalex.org/W2024764701","https://openalex.org/W2044606598","https://openalex.org/W3184754094","https://openalex.org/W2104409500","https://openalex.org/W2207102643","https://openalex.org/W2219893843","https://openalex.org/W2117915455"],"abstract_inverted_index":{"The":[0],"re-use":[1],"of":[2,81,92,99],"complex":[3],"digital":[4],"signal":[5],"processing":[6],"(DSP)":[7],"coprocessors":[8],"can":[9],"be":[10],"improved":[11],"using":[12],"IP":[13,50,61,82],"cores":[14,83],"described":[15],"at":[16],"a":[17,25,72,96,100,102,107],"high":[18],"abstraction":[19],"level.":[20],"System":[21],"integration,":[22],"which":[23],"is":[24],"major":[26],"step":[27],"in":[28,95],"SoC":[29],"design,":[30],"requires":[31],"taking":[32],"into":[33],"account":[34],"communication":[35],"and":[36,41,68],"timing":[37],"constraints":[38,59,62],"to":[39],"design":[40,51],"integrate":[42],"IP.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47],"describe":[48],"an":[49],"approach":[52,94],"that":[53],"relies":[54],"on":[55,71],"three":[56],"main":[57],"phases:":[58],"modeling,":[60],"analysis":[63],"steps":[64],"for":[65,106],"feasibility":[66],"checking,":[67],"synthesis.":[69],"Based":[70],"generic":[73],"architecture,":[74],"the":[75,90],"presented":[76],"method":[77],"provides":[78],"automatic":[79],"generation":[80],"designed":[84],"under":[85],"integration":[86],"constraints.":[87],"We":[88],"show":[89],"effectiveness":[91],"our":[93],"case":[97],"study":[98],"maximum":[101],"posteriori":[103],"(MAP)":[104],"algorithm":[105],"turbo":[108],"decoder.":[109]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}