{"id":"https://openalex.org/W1977227985","doi":"https://doi.org/10.1109/icassp.2002.5745640","title":"Reconfigurable DSP IP for multimedia applications","display_name":"Reconfigurable DSP IP for multimedia applications","publication_year":2002,"publication_date":"2002-05-01","ids":{"openalex":"https://openalex.org/W1977227985","doi":"https://doi.org/10.1109/icassp.2002.5745640","mag":"1977227985"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2002.5745640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2002.5745640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026016005","display_name":"Maurizio Martina","orcid":"https://orcid.org/0000-0002-3069-0319"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Martina","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074150684","display_name":"Guido Masera","orcid":"https://orcid.org/0000-0003-2238-9443"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Guido Masera","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040802837","display_name":"Gianluca Piccinini","orcid":"https://orcid.org/0000-0002-9385-6195"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Piccinini","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084162949","display_name":"F. Vacca","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabrizio Vacca","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077512098","display_name":"Maurizio Zamboni","orcid":"https://orcid.org/0000-0001-8179-5973"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Zamboni","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09200482,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"IV","last_page":"4179"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7904808521270752},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7226144075393677},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7079370021820068},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6343973278999329},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5828542113304138},{"id":"https://openalex.org/keywords/interoperability","display_name":"Interoperability","score":0.5692340135574341},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49442291259765625},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4396829605102539},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4390505850315094},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.410926878452301},{"id":"https://openalex.org/keywords/multimedia","display_name":"Multimedia","score":0.39455127716064453},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23498356342315674},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20709049701690674},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17697519063949585}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7904808521270752},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7226144075393677},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7079370021820068},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6343973278999329},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5828542113304138},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.5692340135574341},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49442291259765625},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4396829605102539},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4390505850315094},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.410926878452301},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.39455127716064453},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23498356342315674},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20709049701690674},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17697519063949585},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icassp.2002.5745640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2002.5745640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:1671870","is_oa":false,"landing_page_url":"http://porto.polito.it/1671870/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2137567370","https://openalex.org/W2093262417","https://openalex.org/W4312626803","https://openalex.org/W2123131699","https://openalex.org/W650116260","https://openalex.org/W2378329187","https://openalex.org/W4390790060","https://openalex.org/W1995076172","https://openalex.org/W1521374047","https://openalex.org/W910900998"],"abstract_inverted_index":{"In":[0],"this":[1,75],"paper":[2],"a":[3,35,90,113],"novel":[4],"Digital":[5],"Signal":[6],"Processor":[7],"IP":[8,47,101],"for":[9,54],"multimedia":[10,58],"applications,":[11],"is":[12,41,48],"presented.":[13],"Recently,":[14],"develeper's":[15],"interest":[16],"towards":[17],"SOC":[18],"architectures":[19],"has":[20,67],"been":[21,68],"driven":[22],"by":[23,32,43],"mobile":[24],"market":[25],"explosion.":[26],"Despite":[27],"the":[28,52,62,99],"increasing":[29],"importance":[30],"gathered":[31],"reconfigurable":[33],"computing,":[34],"lack":[36],"of":[37,108],"easily":[38,84],"retargettable":[39],"cores":[40],"felt":[42],"developer's":[44],"community.":[45],"This":[46],"intended":[49],"to":[50,70,83],"be":[51],"kernel":[53],"many":[55],"telecommunication":[56],"and":[57,78,116,124],"algorithms":[59],"computation.":[60],"During":[61],"design":[63],"flow,":[64],"much":[65],"care":[66],"devoted":[69],"grant":[71],"maximum":[72,117],"interoperability":[73],"among":[74],"DSP":[76],"core":[77],"other":[79],"coprocessor":[80],"units,":[81],"allowing":[82],"embed":[85],"multiple":[86],"functional":[87],"blocks":[88],"on":[89,112],"single":[91],"FPGA.":[92],"As":[93],"far":[94],"as":[95],"performance":[96],"are":[97],"concerned,":[98],"proposed":[100],"shows":[102],"satisfactory":[103],"results":[104],"both":[105],"in":[106],"terms":[107],"area":[109],"occupation":[110],"(11\\%":[111],"XILINX":[114],"XCV1000)":[115],"clock":[118],"frequency":[119],"(89":[120],"MHz":[121],"after":[122],"place":[123],"route":[125],"process).":[126]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}