{"id":"https://openalex.org/W2109036320","doi":"https://doi.org/10.1109/icassp.2002.5745308","title":"HiPAR-DSP 16, a scalable highly parallel DSP core for system on a chip video- and image processing applications","display_name":"HiPAR-DSP 16, a scalable highly parallel DSP core for system on a chip video- and image processing applications","publication_year":2002,"publication_date":"2002-05-01","ids":{"openalex":"https://openalex.org/W2109036320","doi":"https://doi.org/10.1109/icassp.2002.5745308","mag":"2109036320"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.2002.5745308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2002.5745308","pdf_url":null,"source":{"id":"https://openalex.org/S4363607879","display_name":"IEEE International Conference on Acoustics Speech and Signal Processing","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Acoustics Speech and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061841453","display_name":"H. Kloos","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"H. Kloos","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027851616","display_name":"Jens Wittenburg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.P. Wittenburg","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019143204","display_name":"W. Hinrichs","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"W. Hinrichs","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087265838","display_name":"Hanno Lieske","orcid":"https://orcid.org/0000-0001-8641-2935"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H. Lieske","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008278737","display_name":"L. Friebe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Friebe","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087319892","display_name":"C. Klar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Klar","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050808949","display_name":"P. Pirsch","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Pirsch","raw_affiliation_strings":["Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratorium f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Laboratoriurn f\u00fcr Informationstechnologie, Universit\u00e4t Hannover, Schneiderberg 32, 30167, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5061841453"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.499,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78725237,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"III","last_page":"3112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7950209975242615},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7569640874862671},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5942178964614868},{"id":"https://openalex.org/keywords/texas-instruments-davinci","display_name":"Texas Instruments DaVinci","score":0.5843256115913391},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5679333209991455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5635332465171814},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5492255687713623},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.46074262261390686},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.442261278629303},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.2649751305580139},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2647053301334381}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7950209975242615},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7569640874862671},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5942178964614868},{"id":"https://openalex.org/C45549533","wikidata":"https://www.wikidata.org/wiki/Q7707766","display_name":"Texas Instruments DaVinci","level":4,"score":0.5843256115913391},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5679333209991455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5635332465171814},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5492255687713623},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.46074262261390686},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.442261278629303},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.2649751305580139},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2647053301334381},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.2002.5745308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.2002.5745308","pdf_url":null,"source":{"id":"https://openalex.org/S4363607879","display_name":"IEEE International Conference on Acoustics Speech and Signal Processing","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Acoustics Speech and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1984972320","https://openalex.org/W2087256755","https://openalex.org/W2100914138","https://openalex.org/W2252168276","https://openalex.org/W6691366225"],"related_works":["https://openalex.org/W2115688358","https://openalex.org/W1503212777","https://openalex.org/W2072728786","https://openalex.org/W2146636354","https://openalex.org/W2066454338","https://openalex.org/W2751061704","https://openalex.org/W1992352827","https://openalex.org/W2368102104","https://openalex.org/W1980880153","https://openalex.org/W2390600871"],"abstract_inverted_index":{"The":[0,19,116],"presented":[1],"HiPAR-DSP":[2,117,171],"is":[3,21],"a":[4,12,35,52,79,102,138,178],"highly":[5],"parallel":[6,30],"DSP":[7],"core":[8,118,158],"for":[9,72,169],"system":[10,168],"on":[11,23,113],"chip":[13,114],"video-":[14],"and":[15,56,60,135,148,177],"image":[16],"processing":[17],"applications.":[18],"architecture":[20,159],"based":[22],"an":[24,108],"array":[25],"of":[26,46,142],"up":[27],"to":[28,111,156],"16":[29,53,128],"data":[31,43,74,90,129],"paths":[32,91,130],"steered":[33],"by":[34],"single":[36],"RISC":[37],"controller":[38,105],"in":[39,92,122,131],"SIMD":[40],"style.":[41],"Each":[42],"path":[44,75],"consists":[45],"three":[47],"VLIW":[48],"controlled":[49],"arithmetical":[50],"units:":[51],"bit":[54,58],"MAC":[55],"32":[57],"ALU":[59],"shift":[61],"&":[62],"round":[63],"units.":[64],"A":[65],"divided":[66],"memory":[67,83],"concept":[68],"serves":[69],"local":[70],"caches":[71],"each":[73],"as":[76,78],"well":[77],"special":[80],"shared":[81],"matrix":[82],"which":[84,106],"enables":[85,107],"concurrent":[86],"access":[87],"from":[88],"all":[89],"every":[93],"clock":[94,140],"cycle.":[95],"External":[96],"connection":[97],"can":[98],"be":[99],"provided":[100],"via":[101],"modular":[103],"DMA":[104],"easy":[109],"interfacing":[110],"other":[112],"modules.":[115],"has":[119],"been":[120],"manufactured":[121],"the":[123,157,160,165,170],"most":[124],"powerful":[125],"version":[126],"with":[127,137,181],"second":[132],"Quarter":[133],"2001":[134],"delivers":[136],"maximum":[139],"frequency":[141],"100":[143],"MHz":[144],"4.8":[145],"GOPS":[146,151],"peak":[147],"about":[149],"3":[150],"sustained":[152],"performance.":[153],"In":[154],"addition":[155],"paper":[161],"will":[162],"also":[163],"present":[164],"software":[166],"development":[167],"including":[172],"C/C++":[173],"compiler,":[174],"assembler,":[175],"simulator":[176],"PCI":[179],"board":[180],"onboard":[182],"video":[183],"I/O":[184],"interfaces.":[185]},"counts_by_year":[],"updated_date":"2026-05-03T08:25:01.440150","created_date":"2025-10-10T00:00:00"}