{"id":"https://openalex.org/W1666332021","doi":"https://doi.org/10.1109/icassp.1987.1169715","title":"Full-span structural compilation of DSP hardware","display_name":"Full-span structural compilation of DSP hardware","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1666332021","doi":"https://doi.org/10.1109/icassp.1987.1169715","mag":"1666332021"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1987.1169715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1987.1169715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042275479","display_name":"Stewart Smith","orcid":"https://orcid.org/0000-0002-7004-9219"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"S. Smith","raw_affiliation_strings":["Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080915733","display_name":"P.B. Denyer","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P. Denyer","raw_affiliation_strings":["Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108527490","display_name":"D. Renshaw","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. Renshaw","raw_affiliation_strings":["Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB","JP"],"is_corresponding":false,"raw_author_name":"K. Asada","raw_affiliation_strings":["Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK","Department of Electronics Engineering, University of Tokyo, Bunkyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Department of Electronics Engineering, University of Tokyo, Bunkyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060020799","display_name":"K. Coplan","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"K. Coplan","raw_affiliation_strings":["Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016730205","display_name":"M. Keightley","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M. Keightley","raw_affiliation_strings":["Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048344539","display_name":"Javeed I. Mhar","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J. Mhar","raw_affiliation_strings":["Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5042275479"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08078231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"495","last_page":"498"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8710149526596069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7887227535247803},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6785916090011597},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5993557572364807},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5922693610191345},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.58842933177948},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5469406843185425},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.5312654376029968},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.46834060549736023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.443990021944046},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4314597249031067},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4267708659172058},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25059837102890015},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22018519043922424},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1824587881565094}],"concepts":[{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8710149526596069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7887227535247803},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6785916090011597},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5993557572364807},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5922693610191345},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.58842933177948},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5469406843185425},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.5312654376029968},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.46834060549736023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.443990021944046},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4314597249031067},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4267708659172058},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25059837102890015},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22018519043922424},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1824587881565094},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1987.1169715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1987.1169715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1551234782","https://openalex.org/W1559266481","https://openalex.org/W1563585604","https://openalex.org/W1604024106","https://openalex.org/W1666015432","https://openalex.org/W1967575124","https://openalex.org/W2002259267","https://openalex.org/W2029134263","https://openalex.org/W2081922338","https://openalex.org/W2105761964","https://openalex.org/W2112595373","https://openalex.org/W2551143771","https://openalex.org/W4230379945","https://openalex.org/W6632902436"],"related_works":["https://openalex.org/W107105315","https://openalex.org/W4367156293","https://openalex.org/W1584537303","https://openalex.org/W4388155270","https://openalex.org/W1872724644","https://openalex.org/W2128640905","https://openalex.org/W2011460173","https://openalex.org/W2021092055","https://openalex.org/W2148952300","https://openalex.org/W1986774039"],"abstract_inverted_index":{"Most":[0],"current":[1],"silicon":[2,83],"compilers":[3],"rely":[4],"on":[5],"an":[6],"underlying":[7],"hardware":[8],"function-library,":[9],"thereby":[10],"restricting":[11],"the":[12,24,27,37,52,62,98],"user":[13],"to":[14,29,48,70,90,95],"producing":[15],"structural":[16,82],"assemblies":[17],"of":[18,39,101,126],"library":[19],"components.":[20],"Although":[21],"this":[22],"gives":[23],"systems":[25],"designer":[26],"power":[28],"implement":[30],"function":[31],"directly":[32],"in":[33,81,110,131],"silicon,":[34],"it":[35],"precludes":[36],"use":[38],"arbitrary":[40],"cell":[41],"functions":[42],"that":[43],"might":[44],"be":[45,65,108,130],"more":[46],"suited":[47],"his":[49],"application":[50],"than":[51],"existing":[53],"set.":[54],"Moreover,":[55],"should":[56],"a":[57,74],"new":[58,71,117,121],"process":[59],"become":[60],"available,":[61],"cell-library":[63],"must":[64],"redesigned":[66],"and":[67,76,93,113],"laid-out":[68],"according":[69],"rules,":[72],"by":[73],"circuit":[75],"layout":[77,102],"expert.":[78],"An":[79],"advance":[80],"compilation,":[84],"SECOND,":[85],"is":[86],"reported,":[87],"which":[88],"promises":[89],"impart":[91],"flexibility":[92],"portability":[94],"cell-libraries.":[96],"Through":[97],"automatic":[99],"generation":[100],"from":[103],"logical":[104],"descriptions,":[105],"cell-libraries":[106],"may":[107,129],"maintained":[109],"process-independent":[111],"form,":[112],"incorporate":[114],"not":[115],"only":[116,137],"components,":[118],"but":[119],"also":[120],"processes":[122],"with":[123],"ease.":[124],"Implementations":[125],"user-specified":[127],"chips":[128],"custom":[132],"or":[133],"semi-custom":[134],"form":[135],"-":[136],"physical":[138],"assembly":[139],"procedures":[140],"differ.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}