{"id":"https://openalex.org/W2159628645","doi":"https://doi.org/10.1109/icassp.1987.1169646","title":"A signal processing cell architecture","display_name":"A signal processing cell architecture","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W2159628645","doi":"https://doi.org/10.1109/icassp.1987.1169646","mag":"2159628645"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1987.1169646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1987.1169646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101868251","display_name":"Mohsin M. Jamali","orcid":"https://orcid.org/0000-0002-1837-6546"},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Jamali","raw_affiliation_strings":["Department of Electrical Engineering, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060832434","display_name":"Muhammad Awais Hussain","orcid":"https://orcid.org/0000-0002-3519-6977"},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Hussain","raw_affiliation_strings":["Department of Electrical Engineering, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007393900","display_name":"G.A. Jullien","orcid":"https://orcid.org/0009-0009-0911-2926"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G. Jullien","raw_affiliation_strings":["University of Windsor, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26347593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"1035","last_page":"1038"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.986299991607666,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7552153468132019},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.6994060277938843},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5889004468917847},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.5555797815322876},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5212819576263428},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4988846778869629},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4702901840209961},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4608532786369324},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.45701080560684204},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.45157095789909363},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.4120783805847168},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37699195742607117},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14149954915046692},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09413206577301025}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7552153468132019},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.6994060277938843},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5889004468917847},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.5555797815322876},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5212819576263428},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4988846778869629},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4702901840209961},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4608532786369324},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.45701080560684204},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.45157095789909363},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.4120783805847168},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37699195742607117},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14149954915046692},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09413206577301025},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1987.1169646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1987.1169646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W597950423","https://openalex.org/W1489433220","https://openalex.org/W2087443123","https://openalex.org/W2970602642","https://openalex.org/W6618048202"],"related_works":["https://openalex.org/W2673800974","https://openalex.org/W2052543411","https://openalex.org/W4389544198","https://openalex.org/W157109213","https://openalex.org/W1998390211","https://openalex.org/W2062771600","https://openalex.org/W1655426301","https://openalex.org/W2117305543","https://openalex.org/W2355868860","https://openalex.org/W3150265291"],"abstract_inverted_index":{"A":[0,86],"data":[1],"flow":[2],"general":[3],"purpose":[4],"digital":[5,18],"signal":[6,19],"processor":[7],"has":[8],"been":[9],"previously":[10],"developed":[11],"[1]":[12],"for":[13,57],"real":[14],"time":[15],"applications":[16],"of":[17,45,62,69,105,115],"processing.":[20],"The":[21,60],"Data":[22],"Flow":[23],"Signal":[24],"Processor":[25],"(DFSP)":[26],"is":[27,34,65,77,99,103],"attached":[28],"to":[29,66],"a":[30,37,80],"host":[31],"computer,":[32],"and":[33,48,51,101,113],"based":[35],"on":[36,79],"binary":[38],"tree":[39],"structure.":[40],"It":[41],"employs":[42],"two":[43],"types":[44],"cells:":[46],"processing":[47,71,75,96,117],"arithmetic":[49,58],"cells,":[50],"utilizes":[52],"residue":[53],"number":[54],"system":[55,84],"[2]":[56],"operations.":[59],"objective":[61],"this":[63],"work":[64],"develop":[67],"architecture":[68,98],"the":[70,116],"cell":[72,76,97],"[3].":[73],"This":[74,109],"simulated":[78],"VAX":[81],"11/785":[82],"computer":[83],"utilizing":[85],"Hardware":[87],"Programming":[88],"Language":[89],"(AHPL)":[90],"[4].":[91],"Simulation":[92],"results":[93],"shows":[94],"that":[95],"valid":[100],"DFSP":[102],"capable":[104],"high":[106],"throughput":[107],"rates.":[108],"paper":[110],"describes":[111],"structure":[112],"operation":[114],"cell.":[118]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}